

Cathedral Peak Block Diagram

Project code: 91.4J501.001
PCB P/N : 48.4J501.001
REVISION : 07261

CLK GEN.
ICS 9LPRS365BKLFT (71.09365.A03)
RTM 875N-606-LFT (71.00875.003)

Mobile CPU
Penryn 479
4, 5

THERMAL EMC2102
21


DDR2 DIMM1
667/800 MHz
12

DDR2 DIMM2
667/800 MHz
13

HOST BUS 667/800/1067MHz@1.05V
Cantiga
AGTL+ CPU I/F
DDR Memory I/F
INTEGRATED GRAHPICS
LVDS, CRT I/F
6,7,8,9,10,11


CRT 15
LCD 14

INT.MIC 29



Codec
ALC268
28

OP AMP
APA2057
29



MODEM
MDC Card
23

X4 DMI 400MHz
C-Link0

ICH9M
6 PCIe ports
PCI/PCI BRIDGE
ACPI 2.0
4 SATA
12 USB 2.0/1.1 ports
ETHERNET (10/100/1000MbE)
High Definition Audio
LPC I/F
Serial Peripheral I/F
Matrix Storage Technology(DO)
Active Managemnet Technology(DO)
17,18,19,20

PCIex1

PCIex1

PCIex1

LPC BUS

LAN
Giga LAN
88E8071 25

TXFM 26

RJ45 26

New card 27

PWR SW
G577BR91U
27

Mini Card
Kedron a/b/g/n 27

KBC
ENE3310
30

BIOS
Winbond
W25X80
8M Bits 31
Launch
Buttom 16

LPC
DEBUG
CONN 31

Blue Tooth
(USB) 23

Camera
(USB) 14

Touch
Pad 30

INT.
KB 30

USB
2 Port 23

CardReader
Realtek
RTS5158E 27


MS/MS Pro/xD
/MMC/SD
5 in 1 27

HDD SATA 22
ODD SATA 22

Daughter Board
LED Board
07950 16

Daughter Board
USB Board
2 Port + e-Key
07951 23

PCB STACKUP



SYSTEM DC/DC TPS51125 43	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5
SYSTEM DC/DC TPS51124 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
RT9026 44	
1D8V_S3	DDR_VREF_S0 DDR_VREF_S3
RT9018A 44	
1D8V_S3	1D5V_S0
CFXCORE DC/DC ISL6263 35,36	
INPUTS	OUTPUTS
DCBATOUT	VGFXCORE 0.7~1.25V
CPU DC/DC ISL6266A 42	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0.35~1.5V
CHARGER BQ24750 47	
INPUTS	OUTPUTS
DCBATOUT	BT+ DCBATOUT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

BLOCK DIAGRAM		
Title	Document Number	Rev
Size A3	Cathedral Peak	SA
Date: Monday, December 31, 2007	Sheet 1 of 41	

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPI020	Reserved	This signal should not be pulled high.
GNT1#/GPI051	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desttop and mobile.
GNT3#/GPI055	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPI058	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPI049	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

PCIE Routing

LANE1	LAN MARVELL 88E8071
LANE2	MiniCard WLAN
LANE3	NC
LANE4	NC
LANE5	NewCard
LANE6	NC

USB Table


USB	
Pair	Device
0	USB1
1	USB4
2	USB2
3	NC
4	USB3
5	Bluetooth
6	NC
7	MINIC1
8	WEBCAM
9	NEW1
10	Card Reader
11	NC

ICH9M Integrated Pull-up and Pull-down Resistors


ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPI016	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPI033	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN. GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPI0[55, 53, 51]	PULL-UP 20K
GPI0[20]	PULL-DOWN 20K
GPI0[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPI023	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPI058/CLGPI06	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

SMBus



ICH9M



Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default). 1 = Digital Display Port and PCIE are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIE disabled

NOTE:
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reference

Size A3


Document Number

Cathedral Peak

Rev SB

Date: Monday, November 26, 2007

Sheet 2 of 41



ICS9LPRS365BKLT setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default) 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	3.3V PCI clock output
PCI4/27M_SEL	0 = Pin24 as SRC-1, Pin25 as SRC-1#, Pin20 as DOT96, Pin21 as DOT96# 1 = Pin24 as 27MHz, Pin25 as 27MHz_SS, Pin20 as SRC-0, Pin21 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR#_C controls SRC0 pair (default) 1 = CR#_C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#_D controls SRC1 pair (default) 1 = CR#_D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7# enabled (default) 1 = CR#_F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CR#_F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11# enabled (default) 1 = CR#_G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CR#_H controls SRC10

SEL2 FSC	SEL1 FSB	SEL0 FSA	CPU	FSB
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1066M

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Clock Generator

Size

Document Number

Rev

SA

Date: Friday, January 11, 2008

Sheet 3 of 41

6 H_A#(35..3) <<>> H_A#(35..3)

H_DINV#(3..0) <<>> H_DINV#(3..0) 6
H_DSTBN#(3..0) <<>> H_DSTBN#(3..0) 6
H_DSTBP#(3..0) <<>> H_DSTBP#(3..0) 6
H_D#(63..0) <<>> H_D#(63..0) 6


Side Band
Non GTL

6 H_ADSTB#0 <<>> H_ADSTB#0
6 H_ADSTB#1 <<>> H_ADSTB#1
17 H_A20M# <<>> H_A20M#
17 H_FERR# <<>> H_FERR#
17 H_IGNNE# <<>> H_IGNNE#
17 H_STPCLK# <<>> H_STPCLK#
17 H_INTR# <<>> H_INTR#
17 H_NMI# <<>> H_NMI#
17 H_SMI# <<>> H_SMI#

TPAD30 TP52 RSVD CPU 1 M4
TPAD30 TP49 RSVD CPU 2 N5
TPAD30 TP48 RSVD CPU 3 T2
TPAD30 TP47 RSVD CPU 4 V3
TPAD30 TP89 RSVD CPU 5 B2
TPAD30 TP82 RSVD CPU 6 C3
TPAD30 TP87 RSVD CPU 7 D2
TPAD30 TP90 RSVD CPU 8 D22
TPAD30 TP88 RSVD CPU 9 D3
TPAD30 TP72 RSVD CPU 10 F6
TPAD30 TP93 RSVD CPU 11 B1


KEY_NC
BGA479-SKT6-GPU4
62.10079.001

2nd: 62.10053.401




All place within 2" to CPU


Follow Demo Circuit



Net "TEST4" as short as possible,
make sure "TEST4" routing is
reference to GND and away other
noisy signals




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.



H_SWING routing Trace width and Spacing use 10 / 20 mil



H_SWING Resistors and Capacitors close MCH 500 mil (MAX)




H_RCOMP routing Trace width and Spacing use 10 / 20 mil




Place them near to the chip (< 0.5")




HOST






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.



667MTS 2400mA
800MTS 3000mA










Put decap near power(0.9V) and pull-up resistor




Put decap near power(0.9V) and pull-up resistor



Put decap near power(0.9V) and pull-up resistor




LCD/INVERTER/CCD CONN



<i>Inverter Pin</i>	
<i>Pin</i>	<i>Symbol</i>
1	<i>Vin</i>
2	<i>Vin</i>
3	<i>Brightness</i>
4	<i>BLON</i>
5	<i>GND</i>
6	<i>GND</i>

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND


Cover Up Switch




74.00268.A7B

74.00268.C7B


Layout Note:
Place these resistors
close to the CRT-out
connector




Hsync & Vsync level shift




CRT I/F & CONNECTOR









DDC_CLK & DATA level shift



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Power Button



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

POWER /LAUNCH/LED BOARD

Size


Document Number


Date: Friday, January 11, 2008


Sheet 16 of 41



Rev

SA












SATA ODD Connector



SATA Connector




Co-Layout Common Mode Choke and 0 Ohm



Co-Layout Common Mode Choke and 0 Ohm



BLUETOOTH MODULE

1.5A / High Active Voltage 2V




EC21 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request

MDC 1.5 CONN



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			Rev
USB/BLUETOOTH/MDC			SA
Size	Document Number	Cathedral Peak	
Date: Friday, January 11, 2008	Sheet	23	of 41




LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+Tx- are pairs. Rx+Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

Co-Layout Common Mode Choke and 0 Ohm



LAN Connector





2nd: 22.10277.061

LAN Link: Green(A3), behavior is the same for 10/100/1000 bits

LAN Data: Yellow(B2), when LAN is transferring data.

DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN CONN

Size
A3

Document Number


Cathedral Peak

Rev	SA
-----	----


Date: Friday, January 11, 2008

Sheet	26	of	41
-------	----	----	----


NEWCARD Connector




Place them Near to Chip




Place them Near to Connector



Mini Card Connector(WLAN)





Place near MINIC1




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
NEW CARD/MINI CARD			
Size	Document Number	Rev	SA
Cathedral Peak			
Date:	Friday, January 11, 2008	Sheet 27 of	41




AUDIO OP AMPLIFIER




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

AUDIO AMP AND JACK


Title		Rev
Size	Document Number	SA
Date: Tuesday, January 15, 2008		Sheet 29 of 41




TOP VIEW




(BOTTOM VIEW)




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.




CPU_CORE
ISL6266A




TPS51124
1D8V/1D05V




TPS51125
5V/3D3V




GFX_CORE
ISL6263A




Adapter



RT9018A
1D5V_S0




RT9026 0D9V_S0



G9131 2D5V_S0





Charger BQ24750




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
Power Sequence Logic			
Size B	Document Number		Rev
	Cathedral Peak		SA
Date:	Wednesday, November 14, 2007	Sheet 33 of 41	




$$V_o(\text{cal.}) = 1.5024\text{V}$$


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Adaptor in to generate DCBATOUT





BATTERY CONNECTOR



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
AD/BATT CONN			
Size	Document Number		Rev
	Cathedral Peak		SA
Date:	Friday, January 11, 2008		Sheet 40 of 41



TOP

GND2
SPRING-36-GP
34.4B542.001
DY

GND1
SPRING-36-GP
34.4B542.001
DY

BOTTOM

GND3
SPRING-12-GP-U
34.41Y19.001
DY

GND4
SPRING-48-GP
34.43G01.002
DY

GND5
SPRING-7
34.49U26.001
DY

GND6
SPRING-7
34.49U26.001
DY

GND7
SPRING-7
34.49U26.001
DY

GND8
SPRING-12-GP-U
34.41Y19.001
DY

GND9
SPRING-23-GP
34.39S07.001
DY

GND10
SPRING-23-GP
34.39S07.001
DY

GND11
SPRING-7
34.49U26.001
DY

GND12
SPRING-7
34.49U26.001
DY

H11 HOLE
34.42V01.011

H18 HOLE
34.42V01.011

H15 HOLE
34.42V01.011

H31 HOLE
34.42V01.011

H33 HOLE
34.42V01.011

H43 HOLE
34.4GS02.001

H42 HOLE
34.4GS02.001

H40 HOLE
34.4GS02.001

H39 HOLE
34.4GS02.001

CPU

NB

MDC

MINIC1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

EMI/Spring/Boss

Size

Document Number

Rev

Cathedral Peak

SA

Date: Monday, January 14, 2008

Sheet 41 of 41