

Compal Confidential

JDW50/JDY70 Schematics Document


Intel Merom Processor with Crestline(PM945/GM945) + DDRII + ICH7M
(With ATI MXM/B)

2007-4-12

REV: 0.3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size B	Document Number JDW50/JDYL70 M/B LA-3771P Rev 0.2
				Date: Monday, April 16, 2007	Sheet 1 of 44

Model Name : JDW50/70
File Name : LA-3771P



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+0.9VS	0.9V switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail	ON	OFF	OFF
+1.25VS	1.25V switched power rail	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail for DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V	3.3V power rail for SB	ON	ON	X
+3V_LAN	3.3V power rail for LAN	ON	ON	X
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
Card Reader	AD16	0	PIRQE

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b
EEPROM(24C16/02)	1010 000X b
GMT G781-1	1001 101X b

EC SM Bus2 address

Device	Address
ADI ADM1032	1001 100X b

ICH7M SM Bus address

Device	Address
Clock Generator (ICS9LPRS365)	1101 001Xb
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel


Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V


BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	


BTO Option Table


BTO Item	BOM Structure
Discrete	PM@
UMA	GM@
DVI	DVI@
SATA*1	SATA*1@
SATA*2	SATA*2@
Dbg	Dbg@






COMP0, COMP2 layout : Width 18mils and Space 25mils (27.40hms)
COMP1, COMP3 layout : Space 25mils (550hms)








PCI-EXPRESS GRAPHICS



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/1/15		Deciphered Date		2007/12/25		Title	
										Calistoga (3/6)	
										Size	
										Custpm	
										JDW50/JDYL70 M/B LA-3771P	
										Date	
										Monday, April 16, 2007	
										Sheet	
										8	
										of	
										44	
										Rev	
										0.2	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification		Compal Secret Data		Title	
Issued Date	2007/1/15	Deciphered Date	2007/10/4	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				B	JDW50/JDYL70 M/B LA-3771P
				Date:	Monday, April 16, 2007
				Sheet	9 of 44

Compal Electronics, Inc.



Calistoga (4/6)

Rev 0.2



Strap Pin Table

CFG[3:17] have internal pull up
CFG[19:18] have internal pull down


CFG[2:0]	011 = 667MT/s FSB 001 = 533MT/s FSB
CFG5	0 = DMI x 2 1 = DMI x 4 * (Default)
CFG7	0 = Reserved 1 = Mobile Yonah CPU * (Default)
CFG9	0 = Lane Reversal Enable 1 = Normal Operation * (Default)
CFG11	0 = Reserved 1 = Calistoga *
PSB 4X CLK Enable	1 = Calistoga *
CFG[13:12]	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation * (Default)
CFG16	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled * (Default)
CFG18	0 = 1.05V * (Default) 1 = 1.5V
CFG19	0 = Normal Operation * (Default) 1 = DMI Lane Reversal Enable (Default)
SDVO_CTRLDATA	0 = No SDVO Device Present * (Default) 1 = SDVO Device Present
CFG20 (PCIE/SDVO select)	0 = Only PCIE or SDVO is operational. * (Default) 1 = PCIE/SDVO are operating simu.



Security Classification		Compal Secret Data		Title	
Issued Date	2007/1/15	Deciphered Date	2007/10/4	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				JDW50/JDYL70 M/B LA-3771F	
				Date: Monday, April 16, 2007	Sheet 10 of 44



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/10/4	Title	Calistoga (6/6)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number JDW50/JDYL70 M/B LA-3771F Rev 0.2
				Date: Monday, April 16, 2007	Sheet 11 of 44



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	DDRII-SODIMM1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					JDW50/JDYL70 M/B LA-3771P	0.2
				Date	Monday, April 16, 2007	Sheet 13 of 44

FSLC	FSLB	FSLA	CPU	SRC	PCI
CLKSEL2	CLKSEL1	CLKSEL0	MHz	MHz	MHz
0	0	1	133	100	33.3
0	1	1	166	100	33.3

Table : ICS9LPR325

	0	1
**SEL_PC15/REF1	CLKREQ3#	33.3MHz PCICLK5
**SEL_PC16/PCICLK1	CLKREQ5#	33.3MHz PCICLK6
**SEL_24M/PCICLK2	TESTMODE	24MHz Output
**SEL_48M/PCICLK3	CLKREQ7#	48MHz_1 Output
ITP_EN/PCICLK_F0	SRC pair	CPU_ITP pair

**SEL_24M/PCICLK2=0=TESTMODE
**SEL_PC16/PCICLK1=0=CLKREQ5#

+3VS
**SEL_PC15=1=PCICLK5
CLK_REF
R583 10K_0402_5%

CLK_PC10
R586 10K_0402_5%
ITP_EN/PCICLK_F0=0=SRC pair

CLK_PC14
R592 10K_0402_5%

+3VS
R629 4.7K_0402_5%
D CK SDATA
2N7002_SOT23

+3VS
R638 4.7K_0402_5%
D CK SCLK
2N7002_SOT23

+1.05VS
R642 @56_0402_5%
R645 8.2K_0402_5%
R646 1K_0402_5%
MCH_CLKSEL0 6
R655 @1K_0402_5%
R651 0_0402_5%
CPU_BSEL0 5

+CLK_VDD48
C777 10U_0805_10V4Z
C778 0.047U_0402_16V7K
+CLK_VDDREF
C779 0.047U_0402_16V7K

+CLK_VDD1
C790 33P_0402_50V8J
C791 33P_0402_50V8J
R578 1.0603_5%
R580 2.2_0603_5%
CLK_XTALIN
CLK_XTALOUT
14.31818MHz_20P_1BX14318BE1A

CLK_48M_SD
R693 12 0.0402_5%
CLK_ICH_48M
R694 12 0.0402_5%
CLKSEL0
CLKSEL1
CLKSEL2
CLK_PC14
CLK_PC12
CLK_PC11
CLK_REF
CLK_DOT
CLK_DOT#

CLK_14M_Dbg
R687 1 Dbg@ 2 33 0402_5%
CLK_14M
R688 1 Dbg@ 2 33 0402_5%
CLK_PCI_card
R594 1 2 33 0402_5%
CLK_PCI_LPC
R596 1 2 33 0402_5%
CLK_ICH_14M
R598 1 2 33 0402_5%
CLK_DREF_96M
R599 1 GM@ 2 0 0402_5%
CLK_DREF_96M#
R601 1 GM@ 2 0 0402_5%
CLK_PCI_ICH
R605 1 2 33 0402_5%
CLK_ENABLE#
R743 2 0 0402_5%
CLK_ENABLE# R

CLK_ENABLE# R
R617 10K_0402_5%

CLK_ENABLE# R
R612 1 2 0 0402_5%
CLK_ENABLE# R

D CK SCLK
D CK SDATA

CLK_ENABLE# R
R612 1 2 0 0402_5%
CLK_ENABLE# R

CLK_ENABLE# R
R612 1 2 0 0402_5%
CLK_ENABLE# R

CLK_ENABLE# R
R612 1 2 0 0402_5%
CLK_ENABLE# R

CLK_ENABLE# R
R612 1 2 0 0402_5%
CLK_ENABLE# R

CLK_ENABLE# R
R612 1 2 0 0402_5%
CLK_ENABLE# R

+3VS
R574 0.0805_5%
CLK_VDD1
C780 10U_0805_10V4Z
C781 0.047U_0402_16V7K
C782 0.047U_0402_16V7K
C783 0.047U_0402_16V7K
C784 0.047U_0402_16V7K

+CLK_VCCA
R575 2.2_0603_5%
CLK_VDD1
C785 10U_0805_10V4Z
C786 0.047U_0402_16V7K
CLK_VDD2
C787 0.047U_0402_16V7K
C788 0.047U_0402_16V7K
C789 10U_0805_10V4Z
R576 0.0805_5%

CLK_MCH_BCLK
R577 1 2 0 0402_5%
CLK_MCH_BCLK#
R579 1 2 0 0402_5%
CLK_CPU0_BCLK
R581 1 2 0 0402_5%
CLK_CPU0_BCLK#
R582 1 2 0 0402_5%

CLK_PCIE_CARD
R588 1 2 0 0402_5%
CLK_PCIE_CARD#
R590 1 2 0 0402_5%
CLK_PCIE_CARD#
R591 1 2 0 0402_5%

CLK_PCIE_VGA
R595 1 2 0 0402_5%
CLK_PCIE_VGA#
R597 1 2 0 0402_5%

CLK_PCIE_SATA
R602 1 2 0 0402_5%
CLK_PCIE_SATA#
R604 1 2 0 0402_5%
CLK_PCIE_SATA#
R606 1 2 0 0402_5%

CLK_PCIE_MINI1
R607 1 2 0 0402_5%
CLK_PCIE_MINI1#
R609 1 2 0 0402_5%
CLK_PCIE_MINI1#
R610 1 2 0 0402_5%

CLK_PCIE_SATA
R611 1 2 0 0402_5%
CLK_PCIE_SATA#
R613 1 2 0 0402_5%
CLK_PCIE_SATA#
R615 1 2 0 0402_5%

CLK_PCIE_VGA
R616 1 2 0 0402_5%
CLK_PCIE_VGA#
R618 1 2 0 0402_5%
CLK_PCIE_VGA#
R620 1 2 0 0402_5%

CLK_PCIE_CARD
R621 1 2 0 0402_5%
CLK_PCIE_CARD#
R623 1 2 0 0402_5%
CLK_PCIE_CARD#
R625 1 2 0 0402_5%

CLK_PCIE_MINI1
R626 1 2 0 0402_5%
CLK_PCIE_MINI1#
R628 1 2 0 0402_5%
CLK_PCIE_MINI1#
R630 1 2 0 0402_5%

CLK_PCIE_SATA
R631 1 2 0 0402_5%
CLK_PCIE_SATA#
R633 1 2 0 0402_5%
CLK_PCIE_SATA#
R635 1 2 0 0402_5%

CLK_PCIE_VGA
R636 1 2 0 0402_5%
CLK_PCIE_VGA#
R638 1 2 0 0402_5%
CLK_PCIE_VGA#
R640 1 2 0 0402_5%

CLK_PCIE_CARD
R641 1 2 0 0402_5%
CLK_PCIE_CARD#
R643 1 2 0 0402_5%
CLK_PCIE_CARD#
R645 1 2 0 0402_5%

CLK_PCIE_MINI1
R646 1 2 0 0402_5%
CLK_PCIE_MINI1#
R648 1 2 0 0402_5%
CLK_PCIE_MINI1#
R650 1 2 0 0402_5%

CLK_PCIE_SATA
R651 1 2 0 0402_5%
CLK_PCIE_SATA#
R653 1 2 0 0402_5%
CLK_PCIE_SATA#
R655 1 2 0 0402_5%

CLK_PCIE_VGA
R656 1 2 0 0402_5%
CLK_PCIE_VGA#
R658 1 2 0 0402_5%
CLK_PCIE_VGA#
R660 1 2 0 0402_5%

CLK_PCIE_CARD
R661 1 2 0 0402_5%
CLK_PCIE_CARD#
R663 1 2 0 0402_5%
CLK_PCIE_CARD#
R665 1 2 0 0402_5%

CLK_PCIE_MINI1
R666 1 2 0 0402_5%
CLK_PCIE_MINI1#
R668 1 2 0 0402_5%
CLK_PCIE_MINI1#
R670 1 2 0 0402_5%

CLK_PCIE_SATA
R671 1 2 0 0402_5%
CLK_PCIE_SATA#
R673 1 2 0 0402_5%
CLK_PCIE_SATA#
R675 1 2 0 0402_5%

CLK_PCIE_VGA
R676 1 2 0 0402_5%
CLK_PCIE_VGA#
R678 1 2 0 0402_5%
CLK_PCIE_VGA#
R680 1 2 0 0402_5%

CLK_PCIE_CARD
R681 1 2 0 0402_5%
CLK_PCIE_CARD#
R683 1 2 0 0402_5%
CLK_PCIE_CARD#
R685 1 2 0 0402_5%

CLK_PCIE_MINI1
R686 1 2 0 0402_5%
CLK_PCIE_MINI1#
R688 1 2 0 0402_5%
CLK_PCIE_MINI1#
R690 1 2 0 0402_5%

CLK_PCIE_SATA
R691 1 2 0 0402_5%
CLK_PCIE_SATA#
R693 1 2 0 0402_5%
CLK_PCIE_SATA#
R695 1 2 0 0402_5%

CLK_PCIE_VGA
R696 1 2 0 0402_5%
CLK_PCIE_VGA#
R698 1 2 0 0402_5%
CLK_PCIE_VGA#
R700 1 2 0 0402_5%

CLK_PCIE_CARD
R701 1 2 0 0402_5%
CLK_PCIE_CARD#
R703 1 2 0 0402_5%
CLK_PCIE_CARD#
R705 1 2 0 0402_5%

CLK_PCIE_MINI1
R706 1 2 0 0402_5%
CLK_PCIE_MINI1#
R708 1 2 0 0402_5%
CLK_PCIE_MINI1#
R710 1 2 0 0402_5%

CLK_PCIE_SATA
R711 1 2 0 0402_5%
CLK_PCIE_SATA#
R713 1 2 0 0402_5%
CLK_PCIE_SATA#
R715 1 2 0 0402_5%

CLK_PCIE_VGA
R716 1 2 0 0402_5%
CLK_PCIE_VGA#
R718 1 2 0 0402_5%
CLK_PCIE_VGA#
R720 1 2 0 0402_5%

CLK_PCIE_CARD
R721 1 2 0 0402_5%
CLK_PCIE_CARD#
R723 1 2 0 0402_5%
CLK_PCIE_CARD#
R725 1 2 0 0402_5%

CLK_PCIE_MINI1
R726 1 2 0 0402_5%
CLK_PCIE_MINI1#
R728 1 2 0 0402_5%
CLK_PCIE_MINI1#
R730 1 2 0 0402_5%

CLK_PCIE_SATA
R731 1 2 0 0402_5%
CLK_PCIE_SATA#
R733 1 2 0 0402_5%
CLK_PCIE_SATA#
R735 1 2 0 0402_5%

CLK_PCIE_VGA
R736 1 2 0 0402_5%
CLK_PCIE_VGA#
R738 1 2 0 0402_5%
CLK_PCIE_VGA#
R740 1 2 0 0402_5%

CLK_PCIE_CARD
R741 1 2 0 0402_5%
CLK_PCIE_CARD#
R743 1 2 0 0402_5%
CLK_PCIE_CARD#
R745 1 2 0 0402_5%

CLK_PCIE_MINI1
R746 1 2 0 0402_5%
CLK_PCIE_MINI1#
R748 1 2 0 0402_5%
CLK_PCIE_MINI1#
R750 1 2 0 0402_5%

CLK_PCIE_SATA
R751 1 2 0 0402_5%
CLK_PCIE_SATA#
R753 1 2 0 0402_5%
CLK_PCIE_SATA#
R755 1 2 0 0402_5%

CLK_PCIE_VGA
R756 1 2 0 0402_5%
CLK_PCIE_VGA#
R758 1 2 0 0402_5%
CLK_PCIE_VGA#
R760 1 2 0 0402_5%

CLK_PCIE_CARD
R761 1 2 0 0402_5%
CLK_PCIE_CARD#
R763 1 2 0 0402_5%
CLK_PCIE_CARD#
R765 1 2 0 0402_5%

CLK_PCIE_MINI1
R766 1 2 0 0402_5%
CLK_PCIE_MINI1#
R768 1 2 0 0402_5%
CLK_PCIE_MINI1#
R770 1 2 0 0402_5%

CLK_PCIE_SATA
R771 1 2 0 0402_5%
CLK_PCIE_SATA#
R773 1 2 0 0402_5%
CLK_PCIE_SATA#
R775 1 2 0 0402_5%

CLK_PCIE_VGA
R776 1 2 0 0402_5%
CLK_PCIE_VGA#
R778 1 2 0 0402_5%
CLK_PCIE_VGA#
R780 1 2 0 0402_5%

CLK_PCIE_CARD
R781 1 2 0 0402_5%
CLK_PCIE_CARD#
R783 1 2 0 0402_5%
CLK_PCIE_CARD#
R785 1 2 0 0402_5%

CLK_PCIE_MINI1
R786 1 2 0 0402_5%
CLK_PCIE_MINI1#
R788 1 2 0 0402_5%
CLK_PCIE_MINI1#
R790 1 2 0 0402_5%

CLK_PCIE_SATA
R791 1 2 0 0402_5%
CLK_PCIE_SATA#
R793 1 2 0 0402_5%
CLK_PCIE_SATA#
R795 1 2 0 0402_5%

CLK_PCIE_VGA
R796 1 2 0 0402_5%
CLK_PCIE_VGA#
R798 1 2 0 0402_5%
CLK_PCIE_VGA#
R800 1 2 0 0402_5%

CLK_PCIE_CARD
R801 1 2 0 0402_5%
CLK_PCIE_CARD#
R803 1 2 0 0402_5%
CLK_PCIE_CARD#
R805 1 2 0 0402_5%

CLK_PCIE_MINI1
R806 1 2 0 0402_5%
CLK_PCIE_MINI1#
R808 1 2 0 0402_5%
CLK_PCIE_MINI1#
R810 1 2 0 0402_5%

CLK_PCIE_SATA
R811 1 2 0 0402_5%
CLK_PCIE_SATA#
R813 1 2 0 0402_5%
CLK_PCIE_SATA#
R815 1 2 0 0402_5%

CLK_PCIE_VGA
R816 1 2 0 0402_5%
CLK_PCIE_VGA#
R818 1 2 0 0402_5%
CLK_PCIE_VGA#
R820 1 2 0 0402_5%

CLK_PCIE_CARD
R821 1 2 0 0402_5%
CLK_PCIE_CARD#
R823 1 2 0 0402_5%
CLK_PCIE_CARD#
R825 1 2 0 0402_5%

CLK_PCIE_MINI1
R826 1 2 0 0402_5%
CLK_PCIE_MINI1#
R828 1 2 0 0402_5%
CLK_PCIE_MINI1#
R830 1 2 0 0402_5%

CLK_PCIE_SATA
R831 1 2 0 0402_5%
CLK_PCIE_SATA#
R833 1 2 0 0402_5%
CLK_PCIE_SATA#
R835 1 2 0 0402_5%

CLK_PCIE_VGA
R836 1 2 0 0402_5%
CLK_PCIE_VGA#
R838 1 2 0 0402_5%
CLK_PCIE_VGA#
R840 1 2 0 0402_5%

CLK_PCIE_CARD
R841 1 2 0 0402_5%
CLK_PCIE_CARD#
R843 1 2 0 0402_5%
CLK_PCIE_CARD#
R845 1 2 0 0402_5%

CLK_PCIE_MINI1
R846 1 2 0 0402_5%
CLK_PCIE_MINI1#
R848 1 2 0 0402_5%
CLK_PCIE_MINI1#
R850 1 2 0 0402_5%

CLK_PCIE_SATA
R851 1 2 0 0402_5%
CLK_PCIE_SATA#
R853 1 2 0 0402_5%
CLK_PCIE_SATA#
R855 1 2 0 0402_5%

CLK_PCIE_VGA
R856 1 2 0 0402_5%
CLK_PCIE_VGA#
R858 1 2 0 0402_5%
CLK_PCIE_VGA#
R860 1 2 0 0402_5%

CLK_PCIE_CARD
R861 1 2 0 0402_5%
CLK_PCIE_CARD#
R863 1 2 0 0402_5%
CLK_PCIE_CARD#
R865 1 2 0 0402_5%

CLK_PCIE_MINI1
R866 1 2 0 0402_5%
CLK_PCIE_MINI1#
R868 1 2 0 0402_5%
CLK_PCIE_MINI1#
R870 1 2 0 0402_5%

CLK_PCIE_SATA
R871 1 2 0 0402_5%
CLK_PCIE_SATA#
R873 1 2 0 0402_5%
CLK_PCIE_SATA#
R875 1 2 0 0402_5%

CLK_PCIE_VGA
R876 1 2 0 0402_5%
CLK_PCIE_VGA#
R878 1 2 0 0402_5%
CLK_PCIE_VGA#
R880 1 2 0 0402_5%

CLK_PCIE_CARD
R881 1 2 0 0402_5%
CLK_PCIE_CARD#
R883 1 2 0 0402_5%
CLK_PCIE_CARD#
R885 1 2 0 0402_5%

CLK_PCIE_MINI1
R886 1 2 0 0402_5%
CLK_PCIE_MINI1#
R888 1 2 0 0402_5%
CLK_PCIE_MINI1#
R890 1 2 0 0402_5%

CLK_PCIE_SATA
R891 1 2 0 0402_5%
CLK_PCIE_SATA#
R893 1 2 0 0402_5%
CLK_PCIE_SATA#
R895 1 2 0 0402_5%

CLK_PCIE_VGA
R896 1 2 0 0402_5%
CLK_PCIE_VGA#
R898 1 2 0 0402_5%
CLK_PCIE_VGA#
R900 1 2 0 0402_5%

CLK_PCIE_CARD
R901 1 2 0 0402_5%
CLK_PCIE_CARD#
R903 1 2 0 0402_5%
CLK_PCIE_CARD#
R905 1 2 0 0402_5%

CLK_PCIE_MINI1
R906 1 2 0 0402_5%
CLK_PCIE_MINI1#
R908 1 2 0 0402_5%
CLK_PCIE_MINI1#
R910 1 2 0 0402_5%

CLK_PCIE_SATA
R911 1 2 0 0402_5%
CLK_PCIE_SATA#
R913 1 2 0 0402_5%
CLK_PCIE_SATA#
R915 1 2 0 0402_5%

CLK_PCIE_VGA
R916 1 2 0 0402_5%
CLK_PCIE_VGA#
R918 1 2 0 0402_5%
CLK_PCIE_VGA#
R920 1 2 0 0402_5%

CLK_PCIE_CARD
R921 1 2 0 0402_5%
CLK_PCIE_CARD#
R923 1 2 0 0402_5%
CLK_PCIE_CARD#
R925 1 2 0 0402_5%

CLK_PCIE_MINI1
R926 1 2 0 0402_5%
CLK_PCIE_MINI1#
R928 1 2 0 0402_5%
CLK_PCIE_MINI1#
R930 1 2 0 0402_5%

CLK_PCIE_SATA
R931 1 2 0 0402_5%
CLK_PCIE_SATA#
R933 1 2 0 0402_5%
CLK_PCIE_SATA#
R935 1 2 0 0402_5%

CLK_PCIE_VGA
R936 1 2 0 0402_5%
CLK_PCIE_VGA#
R938 1 2 0 0402_5%
CLK_PCIE_VGA#
R940 1 2 0 0402_5%

CLK_PCIE_CARD
R941 1 2 0 0402_5%
CLK_PCIE_CARD#
R943 1 2 0 0402_5%
CLK_PCIE_CARD#
R945 1 2 0 0402_5%

CLK_PCIE_MINI1
R946 1 2 0 0402_5%
CLK_PCIE_MINI1#
R948 1 2 0 0402_5%
CLK_PCIE_MINI1#
R950 1 2 0 0402_5%

CLK_PCIE_SATA
R951 1 2 0 0402_5%
CLK_PCIE_SATA#
R953 1 2 0 0402_5%
CLK_PCIE_SATA#
R955 1 2 0 0402_5%

CLK_PCIE_VGA
R956 1 2 0 0402_5%
CLK_PCIE_VGA#
R958 1 2 0 0402_5%
CLK_PCIE_VGA#
R960 1 2 0 0402_5%

CLK_PCIE_CARD
R961 1 2 0 0402_5%
CLK_PCIE_CARD#
R963 1 2 0 0402_5%
CLK_PCIE_CARD#
R965 1 2 0 0402_5%

CLK_PCIE_MINI1
R966 1 2 0 0402_5%
CLK_PCIE_MINI1#
R968 1 2 0 0402_5%
CLK_PCIE_MINI1#
R970 1 2 0 0402_5%

CLK_PCIE_SATA
R971 1 2 0 0402_5%
CLK_PCIE_SATA#
R973 1 2 0 0402_5%
CLK_PCIE_SATA#
R975 1 2 0 0402_5%

CLK_PCIE_VGA
R976 1 2 0 0402_5%
CLK_PCIE_VGA#
R978 1 2 0 0402_5%
CLK_PCIE_VGA#
R980 1 2 0 0402_5%

CLK_PCIE_CARD
R981 1 2 0 0402_5%
CLK_PCIE_CARD#
R983 1 2 0 0402_5%
CLK_PCIE_CARD#
R985 1 2 0 0402_5%

CLK_PCIE_MINI1
R986 1 2 0 0402_5%
CLK_PCIE_MINI1#
R988 1 2 0 0402_5%
CLK_PCIE_MINI1#
R990 1 2 0 0402_5%

CLK_PCIE_SATA
R991 1 2 0 0402_5%
CLK_PCIE_SATA#
R993 1 2 0 0402_5%
CLK_PCIE_SATA#
R995 1 2 0 0402_5%


CLK_PCIE_VGA
R996 1 2 0 0402_5%
CLK_PCIE_VGA#
R998 1 2 0 0402_5%
CLK_PCIE_VGA#
R1000 1 2 0 0402_5%

CLK_PCIE_CARD
R1001 1 2 0 0402_5%
CLK_PCIE_CARD#
R1003 1 2 0 0402_5%
CLK_PCIE_CARD#
R1005 1 2 0 0402_5%






CLK_PCIE_MINI1
R1006 1 2 0 0402_5

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	MXM Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev	
				Document Number		
				JDW50/JDYL70 M/B LA-3771P		0.2
Date: Monday, April 16, 2007		Sheet 15 of 44				


LCD POWER CIRCUIT



LCD/PANEL BD. Conn.




DVI-D Connector





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS & DVI Connector		
				Size B	Document Number	Rev 0.2
				JDW50/JDYL70 M/B LA-3771P		
				Date	Monday, April 16, 2007	Sheet 16 of 44




CRT Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				JDW50/JDYL70 M/B LA-3771P	Rev 0.2
				Date: Monday, April 16, 2007	Sheet 17 of 44




Boot BIOS Strap		
PCI_GNT#5	PCI_GNT#4	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC*






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				IC7M(2/4)-LAN, IDELPC, RTC	
Size	B	Document Number	JDW50/JDYL70 M/B LA-3771P		Rev
Date	Monday, April 16, 2007	Sheet	19	of	44





High: CRT Plugged



For Express Card



For PCIE LAN

For Wireless LAN




Place closely pin B2

Place closely pin AC1



No used Integrated LAN, connecting to PLT_RST#




DIRECT MEDIA INTERFACE


SPI

USB



USB Conn.
New Card
USB Conn.
CMOS Camera
USB/B
Bluetooth
USB/B
Mini Card(WLAN)

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/1/15				Deciphered Date			
2007/12/25				2007/12/25				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				I7M(3/4)-USB,GPIO,PCIE				J50/50/DYL70 M/B LA-3771P			
Date: Monday, April 16, 2007				Sheet 20 of 44				Rev 0.2			





+5VS  IDE_LED#



Pinout diagram for the OCTEK SAS-22C0A1 connector. The diagram shows a 32-pin connector with pins 1 through 31 labeled on the left and right. Pins 1-7 are SATA/DTX/IRX signals. Pins 8-17 are power and ground pins. Pins 18-22 are reserved. Pins 23-29 are HTX/IRX signals. Pins 30-31 are ground pins. A ground symbol is shown at the bottom of the connector.


Pin	Signal
1	GND
2	HTX0+
3	HTX0-
4	GND
5	HRX0-
6	HRX0+
7	GND
8	VCC3.3
9	VCC3.3
10	VCC3.3
11	GND
12	GND
13	GND
14	VCC5
15	VCC5
16	VCC5
17	GND
18	RESERVED
19	GND
20	VCC12
21	VCC12
22	VCC12
23	GND
24	HTX1+
25	HTX1-
26	GND
27	HRX1-
28	HRX1+
29	GND
30	GND1
31	GND2

2nd HDD for 17"


A	B	C	D	E	F	G	H	I	J
							Date: Monday, April 10, 2007	Sheet	Cell

PS: only below need to pull high
others have internal Pull high

pin 118 XD SMRE#
pin 7 XD SMWE#
pin 111 XD BSY#
pin 21 XD CE#






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	R5C833 5IN1 & IEEE1394	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.2
				JDW50/JDYL70 M/B LA-3771P		
				Date:	Monday, April 16, 2007	Sheet 23 of 44

LAN BCM5787M


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	LAN BCM5787M
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				JDW50/JDYL70 M/B LA-3771P	
				Date: Monday, April 16 2007	Sheet 2A of 44

LAN BCM5787M




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Magnetic & RJ45/RJ11	
Size B	Document Number	JDW50/JDYL70 M/B LA-3771P		Rev	0.2
Date:	Monday, April 16, 2007	Sheet	25	of	44

For Wireless LAN




For MINICARD Port80 Debug


Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)




LPC Debug Port




To USB/B Connector




New Card Power Switch




New Card Socket (Left/TOP)




Bluetooth Conn.




USB CONN. (Stack-up Type)






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NEW CARD & USB Connector	
Size B	Document Number	JDW50/JDYL70 M/B LA-3771P		Rev	0.2
Date:	Monday, April 16, 2007	Sheet	27	of 44	



The schematic diagram illustrates the power supply and crystal sections of the AD6655 evaluation board. The power supply section includes a +3V_ALW input connected to a network of resistors (R465, R464) and capacitors (C565, C538, C540). The crystal section shows a 32.768KHz crystal (X2) connected to the AD6655 IC pins. The AD6655 IC is represented by a block with pins labeled IN, OUT, NC, and others.




Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	EC ENE KB926		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				B	JDW50/JDYL70 M/B LA-3771P	0.2	
				Date:	Monday, April 16, 2007	Sheet	28 of 44




Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2007/11/15	Deciphered Date	2007/12/25	Title BIOS, I/O Port & K/B Connector			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number JDW50/JDYUL70 M/B LA-3771P	Rev 0.2	
				Date November 16, 2007	Issued 90	of 44	

Power Button



ON/OFF switch



HDA MDC Conn.




Power ON Circuit




Change BATT1 P/N : SP093PA0200 (Panasonic)
SP093MX0000 (MAXELL)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	Power OK, Reset and RTC Circuit, TP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				JDW50/JDYL70 M/B LA-3771P	Rev 0.2
				Date: Monday, April 16, 2007	Sheet 30 of 44




HD Audio Codec



Sense Pin	Impedance	Codec Signals
SENSE A	39.2K	PORT-A (PIN 39, 41)
	20K	PORT-B (PIN 21, 22)
	10K	PORT-C (PIN 23, 24)
	5.1K	PORT-D (PIN 35, 36)
SENSE B	39.2K	PORT-E (PIN 14, 15)
	20K	PORT-F (PIN 16, 17)
	10K	PORT-G (PIN 43, 44)
	5.1K	PORT-H (PIN 45, 46)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				JDW50/JDYL70 M/B LA-3771P	
				Date: Monday, April 16, 2007	Sheet 31 of 44




To AUDIO/B Connector


Int MIC Conn.




Volume Control Circuit




Int. Speaker Conn.




S/PDIF Out JACK
LINE Out/Headphone Out



LINE-IN JACK





MIC JACK










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				JDW50/JDYL70 M/B LA-3771P	
				Date: Monday, April 16, 2007	Rev 0.2
				Sheet 32 of 44	







FAN1 Conn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN & Screw Hole	
Size B		Document Number		Rev	
		JDW50/JDYL70 M/B LA-3771P		0.2	
Date:		Monday, April 16, 2007		Sheet 33 of 44	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				JDW50/JDYL70 M/B LA-3771P	
				Date: Monday, April 16, 2007	Rev 0.2
				Sheet 34 of 44	



ACIN

Precharge detector


	Min.	typ.	Max.
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V

BATT ONLY

Precharge detector

	Min.	typ.	Max.
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/01/16	Deciphered Date	2008/01/16	Title	DCIN/DECTOR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
					JDW50/JDY70 LA3771P
				Date:	Monday, April 16, 2007
				Sheet	35 of 44
				Rev	0.2




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/01/16	Deciphered Date	2008/01/16	Title	+5VALWP/+3VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number JDW50/JDY70 LA3771P
				Date: Monday, April 16, 2007	Rev 0.1
				Sheet 36	of 44

Iada=0~4.74A (90W)

$$ADP_I = 19.9 \times I_{\text{adapter}} \times R_{\text{sense}}$$

$$CP = 85\% \times I_{\text{ada}} ; CP = 4.07A$$



CP mode
 $I_{\text{input}} = (1/0.02) \times ((0.05 \times V_{\text{aclim}}) / 2.39 + 0.05)$
 where $V_{\text{aclim}} = 1.502V$, $I_{\text{input}} = 4.07A$
 $V_{\text{aclim}} = 2.39 \times ((10K // 152K) / ((5.76K // 152K) + (10K // 152K)))$
 $= 1.502V$





CC=0.6~4.48A
 $I_{\text{REF}} = 0.7224 \times I_{\text{charge}}$
 $I_{\text{REF}} = 0.43V \sim 3.24V$

BATT Type	Charging Voltage (0x15)	3S/4S#	CHGSEL	CV mode
2800mAH 4S pack	17400mV	LOW	LOW	17.20V
2800mAH 3S pack	13050mV	HIGH	LOW	12.90V
Normal 4S LI-ON Cells	16800mV	LOW	HIGH	16.80V
Normal 3S LI-ON Cells	12600mV	HIGH	HIGH	12.60V
Wake up charge while no communication	-	HIGH	HIGH	12.60V

OVP voltage :
 LI-4S : 18.0V -- BATT-OVP = 2.677V
 BATT-OVP = 0.1487 * BATT+
 LI-3S : 13.50V -- BATT-OVP = 2.007V
 BATT-OVP = 0.1487 * BATT+





PH1 under CPU botten side :
 CPU thermal protection at 90 degree C
 Recovery at 70 degree C

SUYIN_200275MR007G161ZL
 PJP2




	Min.	typ.	Max.
H-->L	16.976V	17.257V	17.728V
L-->H	17.430V	17.901V	18.384V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/01/16	Deciphered Date	2008/01/16	Title	BATTERY CONN. / OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number JDW50/JDX70 LA3771P Rev 0.2
				Date:	Monday, April 16, 2007 Sheet 38 of 44



Security Classification		Compal Secret Data		Compal Electronics, Inc. +0.9VSP/+2.5VSP	
Issued Date	2007/01/16	Deciphered Date	2008/01/16	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	
				JDW50/JDY70 LA3771P	0.1
Date:				Monday, April 16, 2007	Sheet 39 of 44



Maximum continuous current=>6A

Maximum continuous current=>6A

Close to IC Side
Differential routing of feedback
to VSSA1 and VOUT1 PIN

Close to IC Side
Differential routing of feedback to VSSA2 and VOUT2 PIN

VFB=0.5V
 $V_o = VFB * (1 + PR122 / PR127) = 1.805V$
Ipeak=12.17A, Imax=8.519A
 $Ton = (3.3E-12 * (PR121 + 37K) * (Vout / VBat)) + 50ns$
 $= 3.3 * 10e-12 * (820K + 37K) * (1.8 / 19) + 50ns = 0.3179us$
FDS6670AS:Rds(on)=>Typ:9 mOhm
Max:11.5 mOhm
 $I_{ocp} = I_{valley} + I_{ripple} / 2$
 $I_{ripple} = (vin - vout) * (Ton / L) = 5.467A, 1/2 I_{ripple} = 2.734A$
 $I_{valleymin} = 10E-6 * (PR120 / Rds(ON))_{max} * 1.5$
= 9*10e-6 * (27.4K / 0.0115*1.5) = 14.295A ~ 11.73*1.2 = 14.076A
 $I_{valleymax} = 10E-6 * (PR120 / Rds(ON))_{typ} * 1.2$
 $= 11 * 10e-6 * (27.4K / 0.009 * 1.2) = 27.907A$
OCP==>17.029A ~ 30.641A

VFB=0.5V
 $V_o = VFB * (1 + PR129 / PR130) = 1.5V$
Ipeak=5.16A, Imax=3.612A
 $Ton = (3.3E-12 * (PR125 + 37K) * (Vout / VBat)) + 50ns$
 $= 0.3201us$
AO4916 Rds(on)=>Typ:21 mOhm
Max:27 mOhm
Ivalleymin=9*10u* (29.4K / 0.027*1.4) = 7A
 $I_{valleymax} = 11 * E-6 * (29.4K / 0.021 * 1.1) = 12.833A$
 $I_{ripple} = (vin - vout) * (Ton / L) = 2.546A, 1/2 I_{ripple} = 1.273A$
 $I_{ocp} = I_{valley} + I_{ripple} / 2$
OCP==>8.273A ~ 14.106A

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2007/01/16		Deciphered Date		2008/01/16		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								+1.5VSP/+1.8VP			
								Size	Document Number		Rev
								Custom	JDW50/JDY70	LA3771P	0.1
								Date:	Monday, April 16, 2007	Sheet	40 of 44

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	EC GPIO pin modify	EC GPIO pin modify	0.1 ==> 0.2	8	DPST_PWM net modify	3/19	
2	clk frequency error	pin error	0.1 ==> 0.2	14	Q48,Q49,Q50 pin error		
3	EC add a GPIO pin	EC GPIO pin modify	0.1 ==> 0.2	16	del DPST_PWM net from North Bridge		
4	follow ICL50	follow ICL50	0.1 ==> 0.2	20	CRT_DET# net modify		
5	EMI request	EMI request	0.1 ==> 0.2	24	Add R477, R748		
6	ESD request	ESD request	0.1 ==> 0.2	25	reserve D30,D31		
7	test	test	0.1 ==> 0.2	26	reserve MINI1_LED#		
8	Blue LED issue	Blue LED issue	0.1 ==> 0.2	27	BT_LED# schematic modify		
9	EC GPIO pin modify	EC GPIO pin modify	0.1 ==> 0.2	28	EC GPIO pin define modify		
10	ESD request	ESD request	0.1 ==> 0.2	29	reserve C895 to C904		
11	easy short	easy short	0.1 ==> 0.2	30	change J1,J2 jumper sybmol to 0603 symbol		
12	ESD request	ESD request	0.1 ==> 0.2	31	Add R751,R752,R753		
13	chip issue	chip issue	0.1 ==> 0.2	32	U31 chip update version		
14	voice too small	modify gain value	0.1 ==> 0.2	32	change R472 form 39k to 30k ohm		
15	EMI request	EMI request	0.1 ==> 0.2	32	change R523,R524,R50,R38,R26,R28 for 0 ohm to bead		
16	DFX request	DFX request	0.1 ==> 0.2	33	del pjp15		
17	Wireless Lan S4 fail	Wireless Lan fail	0.2 ==> 0.3	26	del R756, add R757		
18	Wireless Lan S4 fail	Wireless Lan fail	0.2 ==> 0.3	26	change C906,C907 from 22u_1206 to 10u_0805		
19	Lead Free	non LP==>Lead Free	0.2 ==> 0.3	17	change C211,C510,C514,C216,C508,C515		
20	KBC version update	KBC version update	0.2 ==> 0.3	28	reserve 0.1u at pin 124		
21	SPDIF update	SPDIF circuit update	0.2 ==> 0.3	32	add q59,q60		
22	DFX	DFX issue	0.2 ==> 0.3	32	del JP13		
23							
24							
25							
26							
27							
28							
29							
30							

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Charger IC damage issue	Charger IC damage issue	0.2	40	Change PR161 from SD013220B80 to SD013200A80		
2	Charger IC damage issue	Charger IC damage issue	0.2	40	Change PR162 from SD013180A80 to SD013200A80		
3	Charger IC damage issue	Charger IC damage issue	0.2	40	Add PR197 SD013200A80		
4	Charger IC damage issue	Charger IC damage issue	0.2	40	Add PR198 SD013220B80		
5	Charger IC damage issue	Charger IC damage issue	0.2	40	Add PC133 SE026473K80		
6	Add EMI solution in charger.	Add EMI solution in charger.	0.3	40	Add PR199 SD001470B80(S RES 1/4 4.7 1206 5%).	04/01/07	PVT
7	Add EMI solution in charger.	Add EMI solution in charger.	0.3	40	Add PC163 SE074681K80(S CER CAP 680P 50V K X7R 0402)	04/01/07	PVT
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							

Compal Electronics, Inc.			
Title PIR (PWR)			
Size	Document Number	HCW51 LA-3121P	Rev 0.2
Date:	Monday, April 16, 2007	Sheet 44	of 44