

Cathedral Peak II Block Diagram

Project code: 91.4K801.001
PCB P/N : 48.4K801.0SC
REVISION : 08219-SC

CLK GEN.
ICS 9LPRS365BKLFT (71.09365.A03)
RTM 875N-606-LFT (71.00875.C03)

Mobile CPU
Penryn 479
4,5

THERMAL EMC2102
21

DDR2 DIMM1
667/800 MHZ
12

DDR2 DIMM2
667/800 MHZ
13

INT. MIC
16

MIC In
29

INT. SPKR
29

Line Out
(NO SPDIF)
RJ11

Codec
ALC268
28

OP AMP
APA2057
29

MODEM
MDC Card
23

HDD SATA
22
ODD SATA
22

HOST BUS 667/800/1067MHz@1.05V

Cantiga
AGTL+ CPU I/F
DDR Memory I/F
INTEGRATED GRAHPICS
LVDS, CRT I/F
6,7,8,9,10,11

X4 DMI
400MHZ

C-Link0

ICH9M
6 PCIe ports
PCI/PCI BRIDGE
ACPI 2.0
4 SATA
12 USB 2.0/1.1 ports
ETHERNET (10/100/1000MbE)
High Definition Audio
LPC I/F
Serial Peripheral I/F
Matrix Storage Technology(DO)
Active Managemnet Technology(DO)
17,18,19,20

PCIex1

PCIex1

PCIex1

LPC BUS

SATA

SATA

CRT
15
LCD
14

LAN
Giga LAN
88E8071 25

New card
27

TXFM
26

RJ45
26

PWR SW
TPS2231 27

Mini Card
Kedron a/b/g/n 27

KBC
ENE3310
30

BIOS
Winbond
W25X16
16M Bits 31

LPC
DEBUG
CONN 31

Blue Tooth
(USB) 23

Camera
(USB) 14


Touch
Pad 30

INT.
KB 30

CardReader
Realtek
RTS5158E 24

MS/MS Pro/xd
/MMC/SD
5 in 1 24

Launch Board
LED Board
16



SYSTEM DC/DC TPS51125 35	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5
SYSTEM DC/DC TPS51124 37	
INPUTS	OUTPUTS
DCBATOUT	1005V_S0 100V_S3
RT9026 36	
100V_S3	DDR_VREF_S0 DDR_VREF_S3
RT9018A 36	
100V_S3	100V_S0
CFXCORE DC/DC ISL6263 38	
INPUTS	OUTPUTS
DCBATOUT	VGFXCORE 0.7~1.25V
CPU DC/DC ISL6266A 34	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0.35~1.5V
CHARGER BQ24745 39	
INPUTS	OUTPUTS
DCBATOUT	BT+ DCBATOUT

緯創資通 Wistron Corporation
21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipai Hsien 321, Taiwan, R.O.C.

File

BLOCK DIAGRAM

Size A3

Document Number

Rev

Cathedral Peak II

SC

Date: Wednesday, July 16, 2008

Sheet 1 of 43

1

2

3

4

IC

H9M

Functional Strap Definitions

IC

H9

EDS

642879

Rev.1.5

page 92

Signal	Usage/when Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PwROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PwROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PwROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/ GPIO53	PCIe config2 bit2, Rising Edge of PwROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PwROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap Override. Rising Edge of PwROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWB BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PwROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPwROK	Sample low: The Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage Rising Edge of PwROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PwROK.	Signal has weak internal pull-up. Sets bit 27 of NPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PwROK.	If sampled high, the system is strapped to the "No Reboot" mode(IC9M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PwROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PwROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

1

2

3

4

IC

H9M

Integrated Pull-up and Pull-down Resistors

IC

H9

EDS

642879

Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN docks functionality and determined by LAN controller
GNT[3:0]/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CL6PIO6	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

1

2

3

4

Can

tiga

D

chipset

and

IC

H9M

I/O Controller

Hub strapping configuration

Montevina Platform Design guide 22339


0.5

page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB660 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	ITPM Host Interface	0= The ITPM Host Interface is enabled(Note2) 1=The ITPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 01 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/IHDMI) Concurrent with PCIe	0 = Only Digital Display Port 1 = or PCIe is operational (Default) 1 = Digital Display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIe disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (S)MCH Power OK (PwROK) signal.
- ITPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling ITPM via CFG6. Only one of the CFG10/CFG6/12/CFG13 straps can be enabled at any time.




1

2

Wistron Corporation

21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reference		
Size A3	Document Number	Rev SC
Cathedral Peak II		
Date: Wednesday, July 16, 2008	Sheet 2 of	43



ICS9LPRS365BKLT setting table

PIN	NAME	DESCRIPTION
PCI0/CR#_A		Byte 5, bit 7 0 = PCI0 enabled (default) 1= CR#A enabled. Byte 5, bit 6 controls whether CR#A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR# A controls SRC0 pair (default), 1 = CR#A controls SRC2 pair
PCI1/CR#_B		Byte 5, bit 6 0 = PCI1 enabled (default) 1= CR#B enabled. Byte 5, bit 6 controls whether CR#B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR# B controls SRC1 pair (default) 1 = CR# B controls SRC4 pair
PCI2/TME		0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3		3.3V PCI clock output
PCI4/27M_SEL		0 = Pin24 as SRC-1, Pin25 as SRC-19, Pin26 as B0T96, Pin27 as B0T96S5 1 = Pin24 as 27MHz, Pin25 as 27MHz_S5, Pin26 as SRC-6, Pin27 as SRC-6w
PCI_F5/ITP_EN		0 = SRC5/SRC6 1 = ITP/ITP#
SRCT3/CR#_C		Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CR#C enabled. Byte 5, bit 2 controls whether CR#C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR# C controls SRC0 pair (default), 1 = CR#C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1= CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#_D controls SRC1 pair (default) 1= CR#_D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7s enabled (default) 1= CR#_F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1= CR#_F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11s enabled (default) 1= CR#_G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1= CR#_H controls SRC10

2nd:
71-90875.C03
RTM875M-606-LFT QFN 64P

SEL2 FSC	SEL1 FSB	SEL0 FSA	CPU	FSB
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1066M

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui,
Taipei Hsien 221, Taiwan, R.O.C.

File

Clock Generator

Size

Document Number

Cathedral Peak II

Rev

SC

Date


Wednesday, July 16, 2008


Sheet

3


of

43






H_SWING Resistors and
Capacitors close MCH
500 mil (MAX)





The schematic shows the internal circuitry of the HREF pin. It includes two resistors, R222 (1KR2-3-GP) and R318 (2KR2-3-GP), connected to ground. A capacitor C455 (SCD1U18VZ2Y-2GP) is connected between the HREF pin and ground. The HREF pin is also connected to the H_AVREF pin of the 7LCNTG00U package. On the right side, there are connections for H_SWING, H_RCOMP, H_CPURST#, H_CPUSLP#, H_AVREF, and H_DVREF.






緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Cantiga (1 of 6)			
Size	Document Number		Rev
	Cathedral Peak II		SC
Date:	Wednesday, July 16, 2008	Sheet	6 of 43









Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipex Hsien 301, Taiwan, R.O.C.

File
Size
Document Number
Date: Wednesday, July 16, 2008


Cantiga (6 of 6)
Cathedral Peak II

Rev
SC

Sheet 11 of 43


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor





Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor




REVERSE TYPE






PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor




LCD/INVERTER/CCD CONN



Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND


Cover Up Switch



 緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD CONN			
Size	Document Number		Rev
Cathedral Peak II			SC
Date	Wistron/rev	Jul 16, 2008	Sheet 14 of 13


Layout Note:
Place these resistors
close to the CRT-out
connector

Ferrite bead impedance: 10 ohm@100MHz




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


Hsync & Vsync level shift



CRT I/F & CONNECTOR





DDC_CLK & DATA level shift





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taichung Hsien 221, Taiwan, R.O.C.

Title				
CRT Connector				
Size	Document Number			Rev
Cathedral Peak II				SC
Date:	Wednesday, July 16, 2008		Sheet	15 of 43











SATA ODD Connector

SATA Connector







1.5A / High Active Voltage 2V




 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File	
USB/BLUETOOTH/MDC Cathedral Peak II	
Size	Rev
Document Number	SC
Date: Wednesday, July 16, 2008	Sheet 23 of 43

LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+Tx- are pairs. Rx+Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.




LAN Connector



9:GREEN
13:Orange

LAN Link: Green(9), behavior is the same for 10/100/1000 bits
LAN Data: Yellow(13), when LAN is transferring data.

DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers




緯創資通

Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File		
LAN CONN		
Size	Document Number	Rev
A3	Cathedral Peak II	SC
Date:	Wednesday, July 16, 2008	Sheet 26 of 43


NEWCARD Connector




Mini Card Connector(WLAN)




 Wistron Corporation 21F, Rd. Sec.1, Hsiao Tai Hu Rd., Hsichan, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
NEW CARD/MINI CARD		
Size	Document Number	Rev
Cathedral Peak II		SC
Date: Wednesday, July 16, 2008	Sheet 27 of	43




AUDIO OP AMPLIFIER




Wistron Corporation 21F, 8th Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
AUDIO AMP AND JACK Cathedral Peak II	
File	Rev
Size	Document Number
Date: Wednesday, July 16, 2008	Sheet 29 of 43







CPU_CORE
ISL6266A




TPS51124
1D8V/1D05V




TPS51125
5V/3D3V




GFX_CORE
ISL6263A




Adapter



RT9018A
1D5V_S0





Charger BQ24745





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsien Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.

File: Power Sequence Logic
Size B Document Number: Cathedral Peak II
Date: Wednesday, July 16, 2008 Sheet 33 of 43 Rev SC





1D5V_S0
Iomax=2.5A




 Wistron Corporation 21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
1D5V & 0D9V	
Size K3	Document Number
Cathedral Peak II	
Date: Wednesday, July 16, 2008	Sheet 36 of 43
	Rev SC

$$V_{trip}(mV) = R_{trip}(K\Omega) * 10(\mu A)$$

$$I_{ocp} = (V_{trip}/R_{dson}) * ((1/(2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in}))$$

$$I/P \text{ cap: } 10\mu \text{ 25V K1206 X5R/ } 78.10622.52L$$



	GND	OPEN	V5FILT
TONSEL	240k/CH1 360k/CH2	390k/CH1 360k/CH2	360k/CH1 420k/CH2

Vout=0.758V*(R1+R2)/R2 --> PWM mode
Vout=0.764V*(R1+R2)/R2 --> Skip Mode

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.

File

TPS51124 1D8V 1D05V

Size

A3

Document Number

Cathedral Peak II

Date

Wednesday, July 16, 2008

Sheet


37

of


43

Rev


SC



Adaptor in to generate DCBATOUT




BATTERY CONNECTOR



Title		AD/BATT CONN	
Size	Document Number	Rev	
Date: Wednesday, July 16, 2008		Sheet 40 of 43	SC

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 221, Taiwan, R.O.C.

File		
Size	Document Number	Rev
EMI/Spring/Boss		
Cathedral Peak II		
Date: Wednesday, July 16, 2008 Sheet 41 of 43		

SA to SB
1.No Power .
change KBC to B0 (71.03310.A0G)
2.XD Card function fail
Cut CARD1 pin27. connect to R400 pin2
3.leakage
GFX power VDD connect to S0
4.Gain=80db.1.83W R137=16K.R138=30K
5.int.MIC voice to small
add VREF CS77=4.7u
6.Realtek Audio report
change R327=68 ohm.R333=68 ohm.merge to RN68
7.SIV reset
R140=300.R55=100.C44=100p.R398=0.R369=100.C502=100p.R85=300.R162=100.C210=100p.R392=0,
8.SIV Azalia
DY C542
BITCLK rise and fall time fail RN10 change to R453=22ohm(MDC).R452=0ohm(codec)
9.add MINICard power option for customer ask
R454.R455
10.interfere HDD
C390.C401.C419. change 0603 4.7u
11.power team
R38=12K.R47=2.74K .R361=110K.R221=100K.R237=10.7K .R424=20K.R420=17.8K .R227=10.5K
R48=10K.R29=2.2 .R37=2.2 .R401=3.3 .C49=0.1u.add R456.add C500.D8=83.R0203.00F .
TC11 change to 77.C2271.00L
TC9 change to 77.E9071.001 (power ripple)
add R458=1K.R459=1K.R460
12.Oscillation
C30=15p.C23=15p.C537=27p.C538=22p
13.audio S3.S4 resume bobo sound
R143 DY. R187 0ohm pad
14.AC mode have hight frequency noise
R390 DY.R389 0ohm pad
15.ESD issue
BAT_IN# series 33 ohm
RN42 change to 8p4r
add R457.D27.D28.D29.U55.U56.C578.R457.
16.noise
DY C523.TC25 change to 77.C1561.01L
20.LED brightness
R2.R1.R4.R5.R451.R450.R449.R448=56
R2.R1.R4.R5.R451.R450.R449.R448=56
EMI
1.EC23 ---EC48.EC134.EC135.EC167.EC121.EC122.EC123.
2.EC89.EC12.EC8.EC119.EC156.EC173.
3.EC174---EC179.
4.GND13.GND14.
Merge
1.R313.R314.R315.R319.R320.R149. change to RN59
2.RN6.RN46. change to RN6
3.R341.R343.R344 change to RN46
4.R305 change to 100K merge R302 to RN56
5.RN53.RN56. change to RN53
6.Q20.Q21 change to Q21. Q21.Q23 change to Q21.
7.R367.R368 change to RN60
8.Q16.Q17 change to Q16
9.R262.R264.R268.R277 change to RN61
10.R205.R204.R206 change to RN62
11.RN33.R215 change to RN33
12.R209.R210.R340 change to RN63
13.R200=10K.merge R269 to RN64
14.R109.R112.R111.R290 change to RN65
15.R325.R323 change to RN66
16.R304.R307 change to RN67
17.U14 change to 73.01G08.L04 .add C579
18.R51.R399 vchange to RN69.
0 Ohm change to PAD
R427.R403.R415.R413.R411.R408.R404.R146.R197.R157.R153.R353.R352.R358.R357.R310.R196.R346.R342.R351.
R191.R203.L14.R212.R350.R179.R217.R6.R7.R242.R294.R278.R279.R292.R293.R232.R233.R410.R393.
R416.R250.R251.R248.R249.R246.R247.R244.R245.R129.R127.R376.ER2.R383.R28.R16.R19.R20.R21.
R22.R23.R24.R29.R57.R50.R365.R164.

05/05

Page16: merge LAUNCHCN1 LEDCN1 to LAUNCHCN1 15pins

Page15: change CRT1 from 20.20717.015 to 20.20378.015

Page26: change RJ1 from 22.10277.011 to 22.10245.E91

Page23: change BLUE1 from 20.D0197.004 to 20.F0984.004

Page24: change CARD1 from 20.I0081.001 to 20.I0067.001

Page21: change FAN1 from 20.F0714.003 to 20.F1000.003

Page27: change MINIC1 from 20.F1049.052 to 62.10043.331

Page30: change TPAD1 from 20.K0286.012 to 20.K0174.012

Page34: change U29 U30 from 84.07686.037 to 84.12003.A37 and change U7 U11 U28 U31 from 84.04634.037 to 84.57N03.A37

Page16: delete LED1 LED2 R1 R2 R4 R5

05/07

Page17: change RTC1 from 62.70001.011 to 20.F0700.003

Page41: delete EC51

Page10: delete C159

Page25: change U13 from 72.24256.R01 to 72.24C08.J01

05/08

Page30: change KB1 from 20.K0127.026 to 20.K0204.026

Page26: delete RN36 RN37 RN38 RN39

Page23: change TC28 from 80.15715.34L to 77.C1071.081

Page26: change TC15 from 80.15715.34L to 80.15715.12L

Page23: delete R244 R245 R246 R247 R248 R249 R250 R251

Page24: change CARD1 from 20.0067.001 to 20.I0079.001

05/09

Page41: delete GND13

05/12

Page24: add EC127 EC128 EC185 EC186

Page35: change TC27 from 77.C1561.01L to 77.C1561.03L

Page40: change BAT1 from 20.80697.007 to 20.80906.007

峰創資通		Wistron Corporation	
21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Change List			
Size	Document Number	Rev	
Cathedral Peak II		SC	
Date:	Wednesday, July 16, 2008	Sheet	42 of 43

05/13
Page16: change pin1 pin2 of LED6 from 3D3V_S5 to 3D3V_AUX_S5

05/14
Page17: add EC187 EC188

Page16: add EC189 TP189~TP195

Page30: change TPA1 from 20.K0174.012 to 20.K0228.012

Page41: add EC190~EC195

05/15
Page17: change U15 pin13 pin14 from pull high 3D3V_S0 to VGATE_PWRGD

Page17: change Q11 G from 3D3V_S0 to VGATE_PWRGD

Page40: change D1 from 83.P4SSM.BAM to 83.P6SBM.AAG

S8
05/15
Page30: change KBC_GPI00C from pull-high 3D3V_AUX_S5 with 10K to pull-low GND with 1K

06/06
Page3: change C176 C177 from 78.27034.1FL (27p) to 78.33034.1FL (33p)

Page22: delete D15

Page29: change R127 R129 from 0ohm pad to 12K 1K5 and change R137 R138 from 16K 30K to 13K 20K

Page34: change TC1 from 77.C1561.01L (15u) to 79.10712.L02 (100u) and C14 C37 C38 C319 dummy

Page35: change TC25 from 77.C1561.01L (15u) to 79.68612.30L (68u) and change C292 to dummy

Page37: add TC30 79.68612.30L (68u) and change C553 C563 to dummy

Page38: change C536 to dummy and change TC24 from 77.C1561.01L (15u) to 79.68612.30L (68u)

Page39: change C61 to dummy

Page41: add TC31 TC32 TC33 TC34 and delete GND9

06/09
Page16: add LED3 R458 R465

06/11
Page30: change R379 from 10K to 1K

06/13
Page3: add EC59 DY

06/13
Page37: change R446 R447 from 0ohm pad to 0ohm resistor

Page26: change XF1 from 68.69241.301 to 68.89240.30A

06/17
Page39: C320 mount

Page40: EC104 mount

Page41: EC95 mount

Page39: change R11 from 10K to 49K9

Page34: change C49 from 47nF to 22nF and change R47 from 2.74K to 1.74K

Page37: add C581 C582

Page41: delete GND6

06/20
Page25: change C30 from 15p to 12p

SC
06/30
Page37: change R446 R447 from 0ohm resistor to 0ohm pad

07/07
Page3: change C462 to DY

Page16: change EC22 to DY

Page21: change C109 to DY

Page40: change D29 to DY

Page10: change C187 C175 C263 to DY

Page12: change C166 to DY

Page19: change C396 C407 to DY

Page25: change C68 C69 to DY

Page40: change EC102 to DY

Page41: change EC89 EC119 EC156 EC173 to DY

Page24: change C529 to DY

Page27: change C283 C493 to DY

Page30: delete R397, S5_ENABLE_KBC connect to RN30 PIN5, RN30 PIN4 connect to GND

		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
File			
Change List			
Size	Document Number		Rev
Cathedral Peak II			SC
Date:	Wednesday, July 16, 2008	Sheet	43 of 43

Page14: add F3, DY F4

Page34: DY C15 C36, add C319 C38

Page39: change C61 to DY

Page35: change C292 C523 to DY

Page37: change C553 C563 to DY

Page34: change TC1 to mount

Page38: change TC24 to GFX

Page35: change TC25 to mount

Page37: change TC30 to mount

Page41: change TC31 TC32 TC33 TC34 to mount

07/09

Page34: change C322 C331 from DY to mount

Page39: change EC108 from DY to mount

Page40: change EC6 from DY to mount

07/10

Page18: DY R136 R305 for ICS, DY R135 R305 for RTL

Page16: change LAUNCHCN1 to 2nd source

Page3: change EC59 from 5p DY to 22p mount

07/10

Page17: change RTC1 from 20.F0700.003 to 62.70001.011

Page32: change C574 from 1u to 2.2u

07/16

Page41: change EC95 to DY

Page34: change C331 C322 to DY

Page40: change EC102 to mount

Page41: change EC89 EC119 EC173 to mount

Page41: change EC133 to mount on GM45

Page29: change R127 from 12K to 6.8K, change R129 from 1.5K to 2K, change R138 from 20K to 30K

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichien,
Taipei Hsien 221, Taiwan, R.O.C.

File		
Change List		
Size	Document Number	Rev
Cathedral Peak II		SC
Date: Wednesday, July 16, 2008	Sheet 43 of	43