

Compal Confidential

Model Name : JM40-HR
File Name : LA-7231P

Compal Confidential

JM40-HR M/B Schematics Document
Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH
Nvidia N12P-GS/GV-OP

2010-02-22
REV:1.0

ZZZ

Part Number	Description
DA20IO00100	

P4LJ0_PCB
PCB P4LJ0 LA-7231P LS-7231P/7233P/7235P/7237P

ZZZ

Part Number	Description
DC30100DT00	DC IN CABLE 90W

P4LJ0_DCIN_CABLE_90W
90W@

ZZZ


Part Number	Description
DC30100DS00	DC IN CABLE 65W

P4LJ0_DCIN_CABLE_65W
65W@

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Title	SCHEMATIC, MB LA-7231P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019BL	B
				Date:	Friday, March 04, 2011	Sheet 1 of 57

P4LJ0 Block Diagram

Fan Control
page 38



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VSDGPU	+1.05VSDGPU power rail for GPU	ON	OFF	OFF
+1.05VS_VCCP	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VCCP to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resister)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.				

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

EC SM Bus2 address

PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID/ Project ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
UMA Only	UMA0@
N12P-GS	GS@
N12P-GV	GV@
Discrete(OPTIMUS)	OPT@
VRAM	X76@
Blue Tooth	BT@
AR8151	8151@
Connector	CONN@
Unpop	@



Project ID Table

Project ID	Project Name
0	P3LJ0
1	P4LJ0
2	P5LJ0
3	P3LS0
4	P4LS0
5	P5LS0
6	
7	


USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Right Side)
		1	USB/B (Right Side)
	UHCI1	2	
		3	
	UHCI2	4	
		5	
EHCI2	UHCI3	6	
		7	
	UHCI4	8	Mini Card(WLAN)
		9	Mini Card(WWAN)
	UHCI5	10	Camera
		11	
	UHCI6	12	SIM Card
		13	Blue Tooth

EDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms








PCI EXPRESS * - GRAPHICS



Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)

PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms






For eDP

CLK_CPU_DPLL_R R25 1 EDP@ 2 0 0402 5% CLK_CPU_DPLL 14

CLK_CPU_DPLL#_R R26 1 EDP@ 2 0 0402 5% CLK_CPU_DPLL# 14


If support EDP

1. Mount R25, R26
2. Remove R30, R31




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-7231P
Size	Custom	Document Number	4019BL	Rev B
Date	Friday, March 04, 2011	Sheet	5	of 57


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed



Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port * 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training


AJ31 change to VAXG_VAL_SENSE
AH31 change to VSSAXG_VAL_SENSE
AJ33 change to VCC_VAL_SENSE
AH33 change to VSS_VAL_SENSE



RSVD6 and RSVD7 had changed to
SA_DIMM_VREFDQ and SB_DIMM_VREFDQ





SA_DIMM_VREFDQ
SB_DIMM_VREFDQ
For Future CPU M3 support,
Sandy bridge not support M3,
Check list1.0 & CRB say can NC



VCCIO_SEL For 2012 CPU support
RSVD26 had changed the name to VCCIO_SEL
Need PH +3VS 10K at +1.05VS_VTT source
for 2012 processor +1.05V and +1.0V select

RESERVED





- JCPU1F
- | | |
|------|--------|
| AG35 | VCC1 |
| AG34 | VCC2 |
| AG33 | VCC3 |
| AG32 | VCC4 |
| AG31 | VCC5 |
| AG30 | VCC6 |
| AG29 | VCC7 |
| AG28 | VCC8 |
| AG27 | VCC9 |
| AG26 | VCC10 |
| AG25 | VCC11 |
| AG24 | VCC12 |
| AG23 | VCC13 |
| AG22 | VCC14 |
| AG21 | VCC15 |
| AG20 | VCC16 |
| AG19 | VCC17 |
| AG18 | VCC18 |
| AG17 | VCC19 |
| AG16 | VCC20 |
| AD35 | VCC21 |
| AD34 | VCC22 |
| AD33 | VCC23 |
| AD32 | VCC24 |
| AD31 | VCC25 |
| AD30 | VCC26 |
| AD29 | VCC27 |
| AD28 | VCC28 |
| AD27 | VCC29 |
| AD26 | VCC30 |
| AD25 | VCC31 |
| AC34 | VCC32 |
| AC33 | VCC33 |
| AC32 | VCC34 |
| AC31 | VCC35 |
| AC30 | VCC36 |
| AC29 | VCC37 |
| AC28 | VCC38 |
| AC27 | VCC39 |
| AC26 | VCC40 |
| AA35 | VCC41 |
| AA34 | VCC42 |
| AA33 | VCC43 |
| AA32 | VCC44 |
| AA31 | VCC45 |
| AA30 | VCC46 |
| AA29 | VCC47 |
| AA28 | VCC48 |
| AA27 | VCC49 |
| AA26 | VCC50 |
| Y34 | VCC51 |
| Y33 | VCC52 |
| Y32 | VCC53 |
| Y31 | VCC54 |
| Y30 | VCC55 |
| Y29 | VCC56 |
| Y28 | VCC57 |
| Y27 | VCC58 |
| Y26 | VCC59 |
| Y25 | VCC60 |
| V34 | VCC61 |
| V33 | VCC62 |
| V32 | VCC63 |
| V31 | VCC64 |
| V30 | VCC65 |
| V29 | VCC66 |
| V28 | VCC67 |
| V27 | VCC68 |
| V26 | VCC69 |
| V25 | VCC70 |
| U35 | VCC71 |
| U34 | VCC72 |
| U33 | VCC73 |
| U32 | VCC74 |
| U31 | VCC75 |
| U30 | VCC76 |
| U29 | VCC77 |
| U28 | VCC78 |
| U27 | VCC79 |
| U26 | VCC80 |
| R35 | VCC81 |
| R34 | VCC82 |
| R33 | VCC83 |
| R32 | VCC84 |
| R31 | VCC85 |
| R30 | VCC86 |
| R29 | VCC87 |
| R28 | VCC88 |
| R27 | VCC89 |
| R26 | VCC90 |
| P35 | VCC91 |
| P34 | VCC92 |
| P33 | VCC93 |
| P32 | VCC94 |
| P31 | VCC95 |
| P30 | VCC96 |
| P29 | VCC97 |
| P28 | VCC98 |
| P27 | VCC99 |
| P26 | VCC100 |


POWER

PEG AND DDR


CORE SUPPLY

SVID

SENSE LINES





SUYIN_100361HK988_SANDY BRIDGE_CONN@				Compal Electronics, Inc.	
Security Classification	Compal Secret Data			Title	
Issued Date	2010/09/28	Deciphered Date	2011/09/28	SCHEMATIC, MB LA-7231P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev B
				Document Number 4019BL	
				Date Friday, March 04, 2011	Sheet 8 of 57



Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2010/09/28		Deciphered Date		2011/09/28			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION BY ANY AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title					
				SCHEMATIC, MB LA-7231P					
				Size		Document Number		Rev	
				4019BL				B	
Date:				Friday, March 04, 2011		Sheet 9 of 57			


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






DIMM_A Reverse H:8mm

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2010/09/28		Deciphered Date		2011/09/28		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC, MB LA-7231P					
						Size		Document Number		Rev B	
						Custmr		4019BL			
						Date:		Friday, March 04, 2011		Sheet	




All VREF traces should have 10 mil trace width


- 6 DDR_CKE2_DIMMB
- 6 DDR_BS2
- 6 M_CLK_DDR2
- 6 M_CLK_DDR#2
- 6 DDR_B_BS0
- 6 DDR_B_WE#
- 6 DDR_B_CAS#
- 6 DDR_CS3_DIMMB#




<Address: 01>
DIMM_B Reverse type H:4mm





- DDR_B_DQS#0[0..7] 6
- DDR_B_DQS#0[0..7] 6
- DDR_B_DQ[0..63] 6
- DDR_B_MA[0..15] 6
















Layout Note:
Place near JDIMMB




Layout Note:
Place near JDIMMB.203,204





Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2010/09/28	Deciphered Date	2011/09/28	Title		SCHEMATIC, MB LA-7231P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size	Document Number	Rev	
					Custom	4019BL	B	
					Date:	Friday, March 04, 2011	Sheet	12




Security Classification		Compal Secret Data		Title	
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-7231P	
Size		Document Number		Rev	
Custom		4019BL		B	
Date:		Friday, March 04, 2011		Sheet 13 of 57	







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Title	SCHEMATIC, MB LA-7231P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				4019BL	Rev B
Date:				Friday, March 04, 2011	Sheet 15 of 57



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Title SCHEMATIC, MB LA-7231P			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev B	
				Custord	4019BL		
				Date:	Friday, March 04, 2011	Sheet	16



Boot BIOS Strap bit1 BBS1			
GNT1#/ GPIO51	Bit11 Bit10		Boot BIOS Destination
	0	1	Reserved
	1	0	PCI
	1	1	SPI
	0	0	LPC




14,25,46,55 VGA_ON

34

T21

5,35,38,39,44 PLT_RST#

14 CLK_PCI_LPBKACK 39 CLK_PCI_LPC





USB/B (Right side)
USB/B (Right side)


Some PCH config not support USB port 6 & 7.

Mini Card (WLAN)
Mini Card (3G)
CMOS Camera (LVDS)
Mini Card (SIM card)
Bluetooth

Within 500 mils






DMI Termination Voltage	
DF_TVS	Set to Vcc when HIGH
	Set to Vss when LOW










GPI028
On-Die PLL Voltage Regulator

This signal has a weak internal pull up
* R : On-Die PLL voltage regulator enable
L : On-Die PLL Voltage Regulator disable




CRB1.0 PH200K 10 +3VS

CRB1.0 PH10K to +3VALW
GPI024 Unmultiplexed
NOTE: GPI024 configuration
register bits are not cleared by
CF9h reset event.




This signal has weak internal
PU, can't pull low

Intel schematic revieve recommand




	GPI071 PCH_GPI071
VRAM 800 MHz	0
VRAM 900 MHz	1








PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06

+1.5VS
R307 0 0603 5% +VCCAFDI_VRM

VCCVRM==>1.5V FOR MOBILE
VCCVRM==>1.8V FOR DESKTOP
VCCVRM = 160mA detal waiting for newest spec



Have internal VRM



POWER

USB

Clock and Miscellaneous

PCI/GPIO/LPC

SATA






























MISC

CPU





RTC

DA

RTC





VCC3_3 = 266mA detal waiting for newest spec
VCCDMI = 42mA detal waiting for newest spec















Security Classification	Compal Secret Data			Title	
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				4019BL	Rev B
				Date:	Friday, March 04, 2011
				Sheet	20 of 57


Compal Electronics, Inc.
SCHEMATIC, MB LA-7231P



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Title	SCHEMATIC, MB LA-7231P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019BL	B
				Date:	Friday, March 04, 2011	Sheet 21 of 57









GPIO	I/O	FUNCTION
GPIO1	IN	HPD_C
GPIO5	OUT	GPU_VID0
GPIO6	OUT	GPU_VID1
GPIO7	OUT	GPU_VID2
GPIO8	IN	OVERT
GPIO9	IN	ALERT
GPIO12	IN	Reserve for VPS
GPIO18	IN	Reserve for VPS



Option Component



VRAM Interface




STRAP4 R755 1 10K 0402 5%
 STRAP4 R756 2 10K 0402 5%
 STRAP3 R759 1 10K 0402 5%
 STRAP3 R760 2 4.99K 0402 1%
 PGOOD R757 2 10K 0402 5%
 STRAP_REF2 R758 2 40.2K 0402 1%

```


ROM_SCLK  ---> R383 2 GV@ 1 4.99K_0402_1%
STRAP2     ---> R386 2 GV@ 1 4.99K_0402_1%




```






GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N12P-GS	900 MHz	64M* 16* 8 1GB	Hy닉 SA000041S40	R378 PU 45K	R385 PD 35K	R386 PD 25K	NC	NC	R388 PD 15K	R489 PD 10K	R383 PU 15K
N12P-GS	900 MHz	64M* 16* 8 1GB	SA00004GS10	R378 PU 45K	R385 PD 35K	R386 PD 25K	NC	NC	R388 PD 20K	R489 PD 10K	R383 PU 15K
N12P-GS	900 MHz	128M* 16* 8 2GB	Hy닉 SA00003YO20	R378 PU 45K	R385 PD 35K	R386 PD 25K	NC	NC	R388 PD 35K	R489 PD 10K	R383 PU 15K
N12P-GS	900 MHz	128M* 16* 8 2GB	SA000047Q20	R378 PU 45K	R385 PD 35K	R386 PD 25K	NC	NC	R388 PD 45K	R489 PD 10K	R383 PU 15K

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N12P-6V 0P-B-A1	900 MHz	64M* 16* 4 512MB	Hynix SA000041S40	R378 PU 45K	R385 PD 35K	R386 PD 5K	R760 PD 5K	R756 PD 10K	R388 PD 15K	R382 PU 10K	R383 PU 5K
N12P-6V 0P-B-A1	900 MHz	64M* 16* 4 512MB	Samsung SA00004GS10	R378 PU 45K	R385 PD 35K	R386 PD 5K	R760 PD 5K	R756 PD 10K	R388 PD 20K	R382 PU 10K	R383 PU 5K













Security Classification		Compal Secret Data		Compal Electronics, Inc.											
Issued Date		2010/09/28		Deciphered Date		2011/09/28		Title							
								SCHEMATIC, MB LA-7231P							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Document Number		Rev			
										4019BL				B	
								Date:		Friday, March 04, 2011				Sheet	



Security Classification		Compal Secret Data		Title	
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				4019BL	Rev B
Date: Friday, March 04, 2011				Sheet 26	of 57

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB



Command Bit	Default	Pull-down
ODTx	18k	
CKEx	18k	
RST	18k	
CS*	No Termination	

Mode E Address	Mode C Address	0..31	32..63
CMD3	CMD0	CKE_L	
CMD8	CMD1	A8	A8
CMD2	CMD2	CS0_L#	
CMD21	CMD3	A7	A6
CMD24	CMD4	A2	A1
CMD23	CMD5	A11	A9
CMD26	CMD6	A5	A4
CMD7	CMD7	A0	A12
CMD15	CMD8	CAS*	CAS*
CMD13	CMD9	BA1	A3
CMD4	CMD10	A9	A11
CMD18	CMD11		CS0_H#
CMD29	CMD12	BA0	BA0
CMD27	CMD13	BA2	A15
CMD6	CMD14	A3	BA1
CMD17	CMD15		CS1_H#
CMD19	CMD16		ODT_H
CMD22	CMD17	A4	A5
CMD12	CMD18	A13	A14
CMD28	CMD19	WE*	A10
CMD10	CMD20	A1	A2
CMD25	CMD21	A10	WE*
CMD9	CMD22	A12	A0
CMD1	CMD23	CS1_L#	
CMD11	CMD24	RAS*	RAS*
CMD0	CMD25	ODT_L	
CMD5	CMD26	A6	A7
CMD16	CMD27		CKE_H
CMD20	CMD28	RST	RST
CMD14	CMD29	A14	A13
CMD30	CMD30	A15	BA2
CMD31	Not Available		

X76



X76287BOL01
1Gx4 SAM 64M16



X76287BOL02
1Gx4 HYN 64M16



X76287BOL03
1Gx8 SAM 64M16



X76287BOL04
1Gx8 HYN 64M16



X76287BOL05
2Gx8 SAM 128M16



X76287BOL06
2Gx8 HYN 128M16



X76287BOL07
2Gx4 SAM 128M16




X76287BOL08
2Gx4 HYN 128M16

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/09/28	Deciphered Date	2011/09/28
Title		SCHEMATIC, MB LA-7231P	
Size		Document Number	Rev
4019BL			B
Date		Friday, March 04, 2011	Sheet 27 of 57

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB











Mode E Address	Mode C Address	0..31	32..63
CMD3	CMD0	CKE_L	
CMD8	CMD1	A8	A8
CMD2	CMD2	CS0_L#	
CMD21	CMD3	A7	A6
CMD24	CMD4	A2	A1
CMD23	CMD5	A11	A9
CMD26	CMD6	A5	A4
CMD7	CMD7	A0	A12
CMD15	CMD8	CAS*	CAS*
CMD13	CMD9	BA1	A3
CMD4	CMD10	A9	A11
CMD18	CMD11		CS0_H#
CMD29	CMD12	BA0	BA0
CMD27	CMD13	BA2	A15
CMD6	CMD14	A3	BA1
CMD17	CMD15		CS1_H#
CMD19	CMD16		ODT_H
CMD22	CMD17	A4	A5
CMD12	CMD18	A13	A14
CMD28	CMD19	WE*	A10
CMD10	CMD20	A1	A2
CMD25	CMD21	A10	WE*
CMD9	CMD22	A12	A0
CMD1	CMD23	CS1_L#	
CMD11	CMD24	RAS*	RAS*
CMD0	CMD25	ODT_L	
CMD5	CMD26	A6	A7
CMD16	CMD27		CKE_H
CMD20	CMD28	RST	RST
CMD14	CMD29	A14	A13
CMD30	CMD30	A15	BA2
CMD31	Not Available		

LOW HIGH

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2010/09/28		Deciphered Date		2011/09/28		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC, MB LA-7231P					
						Size		Document Number		Rev	
						Customer		4019BL		B	
Date:		Friday, March 04, 2011				Sheet		28 of 57			

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB










Mode E Address	Mode C Address	0..31	32..63
CMD3	CMD0	CKE_L	
CMD8	CMD1	A8	A8
CMD2	CMD2	CS0_L#	
CMD21	CMD3	A7	A6
CMD24	CMD4	A2	A1
CMD23	CMD5	A11	A9
CMD26	CMD6	A5	A4
CMD7	CMD7	A0	A12
CMD15	CMD8	CAS*	CAS*
CMD13	CMD9	BA1	A3
CMD4	CMD10	A9	A11
CMD18	CMD11		CS0_H#
CMD29	CMD12	BA0	BA0
CMD27	CMD13	BA2	A15
CMD6	CMD14	A3	BA1
CMD17	CMD15		CS1_H#
CMD19	CMD16		ODT_H
CMD22	CMD17	A4	A5
CMD12	CMD18	A13	A14
CMD28	CMD19	WE*	A10
CMD10	CMD20	A1	A2
CMD25	CMD21	A10	WE*
CMD9	CMD22	A12	A0
CMD1	CMD23	CS1_L#	
CMD11	CMD24	RAS*	RAS*
CMD0	CMD25	ODT_L	
CMD5	CMD26	A6	A7
CMD16	CMD27		CKE_H
CMD20	CMD28	RST	RST
CMD14	CMD29	A14	A13
CMD30	CMD30	A15	BA2
CMD31	Not Available		
		LOW	HIGH

	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Title	SCHEMATIC, MB LA-7231P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019BL
				Date: Friday, March 04, 2011	Rev B
				Sheet 29	of 57




VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB








Mode E Address	Mode C Address	0..31	32..63
CMD3	CMD0	CKE_L	
CMD8	CMD1	A8	A8
CMD2	CMD2	CS0_L#	
CMD21	CMD3	A7	A6
CMD24	CMD4	A2	A1
CMD23	CMD5	A11	A9
CMD26	CMD6	A5	A4
CMD7	CMD7	A0	A12
CMD15	CMD8	CAS*	CAS*
CMD13	CMD9	BA1	A3
CMD4	CMD10	A9	A11
CMD18	CMD11		CS0_H#
CMD29	CMD12	BA0	BA0
CMD27	CMD13	BA2	A15
CMD6	CMD14	A3	BA1
CMD17	CMD15		CS1_H#
CMD19	CMD16		ODT_H
CMD22	CMD17	A4	A5
CMD12	CMD18	A13	A14
CMD28	CMD19	WE*	A10
CMD10	CMD20	A1	A2
CMD25	CMD21	A10	WE*
CMD9	CMD22	A12	A0
CMD1	CMD23	CS1_L#	
CMD11	CMD24	RAS*	RAS*
CMD0	CMD25	ODT_L	
CMD5	CMD26	A6	A7
CMD16	CMD27		CKE_H
CMD20	CMD28	RST	RST
CMD14	CMD29	A14	A13
CMD30	CMD30	A15	BA2
CMD31	Not Available		

LOW HIGH




LCD/LED PANEL Conn.




Modify for LVDS Camera USB cancel twist issue

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-7231P	
Size	Custom	Document Number	4019BL	Rev	B
Date:	Friday, March 04, 2011	Sheet	31	of	57



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2010/09/28		Deciphered Date		2011/09/28	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				SCHEMATIC, MB LA-7231P			
				Size Custom			
				Document Number		Rev B	
				4019BL			
Date:				Friday, March 04, 2011		Sheet 32 of 57	




UMA & Optimus 1.0

16 PCH_DPB_N0	C515 UMA@	2	1	0.1U 0402 16V7K	HDMI TX2-
16 PCH_DPB_P0	C516 UMA@	2	1	0.1U 0402 16V7K	HDMI TX2+
16 PCH_DPB_N1	C517 UMA@	2	1	0.1U 0402 16V7K	HDMI TX1-
16 PCH_DPB_P1	C518 UMA@	2	1	0.1U 0402 16V7K	HDMI TX1+
16 PCH_DPB_N2	C519 UMA@	2	1	0.1U 0402 16V7K	HDMI TX0-
16 PCH_DPB_P2	C520 UMA@	2	1	0.1U 0402 16V7K	HDMI TX0+
16 PCH_DPB_N3	C522 UMA@	2	1	0.1U 0402 16V7K	HDMI CLK-
16 PCH_DPB_P3	C523 UMA@	2	1	0.1U 0402 16V7K	HDMI CLK+


Optimus 1.1

24 VGA_HDMI_TXD2-	C524 OPT11@	2	1	0.1U 0402 16V7K	HDMI TX2-
24 VGA_HDMI_TXD2+	C525 OPT11@	2	1	0.1U 0402 16V7K	HDMI TX2+
24 VGA_HDMI_TXD1-	C526 OPT11@	2	1	0.1U 0402 16V7K	HDMI TX1-
24 VGA_HDMI_TXD1+	C527 OPT11@	2	1	0.1U 0402 16V7K	HDMI TX1+
24 VGA_HDMI_TXD0-	C528 OPT11@	2	1	0.1U 0402 16V7K	HDMI TX0-
24 VGA_HDMI_TXD0+	C529 OPT11@	2	1	0.1U 0402 16V7K	HDMI TX0+
24 VGA_HDMI_TXC-	C530 OPT11@	2	1	0.1U 0402 16V7K	HDMI CLK-
24 VGA_HDMI_TXC+	C531 OPT11@	2	1	0.1U 0402 16V7K	HDMI CLK+

NVIDIA Recommend 10/08 OPT1.1




SM070001310 400ma 90ohm@100mhz DCR 0.3




HDMI TX2-	R515	UMA@	2	680 0402 5%	HDMI_GND
HDMI TX2+	R516	UMA@	2	680 0402 5%	
HDMI TX1-	R517	UMA@	2	680 0402 5%	
HDMI TX1+	R518	UMA@	2	680 0402 5%	
HDMI TX0-	R519	UMA@	2	680 0402 5%	
HDMI TX0+	R520	UMA@	2	680 0402 5%	
HDMI CLK-	R521	UMA@	2	680 0402 5%	
HDMI CLK+	R522	UMA@	2	680 0402 5%	

UMA 680_0402_5%
DIS 499_0402_1%



HDMI connector





Optimus 1.1 Option Component

R515	2	OPT11@	499 0402 1%
R516	2	OPT11@	499 0402 1%
R517	2	OPT11@	499 0402 1%
R518	2	OPT11@	499 0402 1%
R519	2	OPT11@	499 0402 1%
R520	2	OPT11@	499 0402 1%
R521	2	OPT11@	499 0402 1%
R522	2	OPT11@	499 0402 1%




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-7231P	
Size	Custom	Document Number	4019BL	Rev	B
Date:	Friday, March 04, 2011	Sheet	33	of	57

SATA HDD1 Conn.

CL 4.0 mm




SATA ODD Conn.







Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/09/28				Deciphered Date			
2010/09/28				2011/09/28				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Schematic, MB LA-7231P				Size			
								Custom			
								Date			
								Friday, March 04, 2011			
								Sheet			
								34 of 57			
								Rev			
								B			




For Wireless LAN





























For 3G / GPS
To 3G Module Connect




Card Reader



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Title SCHEMATIC, MB LA-7231P			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	4019BL	B	
				Date:	Friday, March 04, 2011	Sheet	38 of 57




Latest design guide suggest change UE4 to 74LVC1G06.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		SCHEMATIC, MB LA-7231P	
Size		4019BL		Rev	
Date		Friday, March 04, 2011		Sheet	
		39		of	
		57			


INT_KBD Conn.




Reset Button




D-Door Battery Power Down Button




To TP/B Conn.



Power Button




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-7231P	
Size	Custom	Document Number	4019BL	Rev	B
Date	Friday, March 04, 2011	Sheet	40	of	57




Battery LED


Side View LED with Blue/Amber/Red Color




Power LED




HDD LED




3G/Wireless LED




Battery Indicator BTN



PWR/B



FUN Board




KSO0	
KSI1	PWR SAVE BTN#
KSI2	Battery ID BTN#







LED Status	Power/SUS		Battery		3G/WLAN		BlueTooth	ACIN
	ON	SUS	Full	Charge	3G	WLAN		
	Blue	Amber	Blue	Amber	Blue	Amber		

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2010/09/28		Deciphered Date		2011/09/28		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC, MB LA-7231P					
						Size		Document Number		Rev B	
						Custom		4019BL			
						Date:		Friday, March 04, 2011		Sheet	

SM010014520 3000ma 220ohm@100mhz DCR 0.04




Modify R02
Add R834 between +3VS and +3VS_Codec.
change power from +3VS to +3VS_CODEC.




Layout Note: Path from +5VS to LPWR 5.0
RPWR 5.0 must be very low
resistance (<0.01 ohms)




Please bypass caps very close to device.



EAPD active low
0=power down ex AMP
1=power up ex AMP




Internal SPEAKER




AVDD_3.3 pin is output of
internal LDO. Do NOT connect
to external supply.

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/09/28				Title			
Deciphered Date				2011/09/28				SCHEMATIC, MB LA-7231P			
Size				4019BL				Rev			
Date				Friday, March 04, 2011				Sheet 42 of 57			




Int. Speaker Conn.




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2010/09/28		Deciphered Date		2011/09/28		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC, MB LA-7231P					
						Size		Document Number		Rev B	
						4019BL					
						Date:		Friday, March 04, 2011		Sheet 43 of 57	



+1.5V to +1.05V Transfer












































































Close to U3.D7



Close to U3.P13



+3VALW to +3V Transfer



Pin compare table for support USB remote wakeup or not


	AUXDET(Pin J2)	CSEL(Pin P6)	CLK
Support USB remote wakeup	pull high 10k to VDD33	Tied to GND	Must use 24MHz crystal: mount Y1,R19,C40,C41
Not support USB remote wakeup	Tied to GND	pull high to VDD33	Can use either 48MHz or 24MHz When use 48MHz clock: mount R22,R25

P/N: SA000048H10
(S IC UPD720200AF1-DAP-A FBGA 176P USB3.0)




Security Classification	Compal Secret Data
Issued Date	2010/09/28
Deciphered Date	2011/09/28
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.	

Compal Electronics, Inc.	
Title	SCHEMATIC, MB LA-7231P
Size	Document Number
Customer	4019BL
Date	Friday, March 04, 2011
Sheet	44 of 57



USB Host Charger





CB=0	Auto detection charger identification active
CB=1	Connect DP/DM to TDP/TDM















USB3.0 Connector






FAN1 Conn




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/09/28	Deciphered Date	2011/09/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-7231P	
Customer Number				Size	Rev
4019BL				4019BL	8
Date: Friday, March 04, 2011				Sheet	45 of 57



Security Classification		Compal Secret Data			Compal Electronics, Inc.					
Issued Date		2010/09/28		Deciphered Date		2011/09/28		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					SCHEMATIC, MB LA-7231P					
					Size		Document Number		Rev B	
					Custom		4019BL			
					Date:		Friday, March 04, 2011		Sheet	




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2010/01/25		Deciphered Date		2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				SCHEMATIC, MB LA-7231P		
				Size		
Document Number		4019BL		Rev		B
Date:		Friday, March 04, 2011		Sheet		47 of 57



for reverse input protection


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	SCHEMATIC, MB LA-7231P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	4019BL
				Date	Friday, March 04, 2011
				Sheet	48 of 57



+3.3VALWP
 $I_{peak}=5.78A$; $1.2I_{peak}=6.94A$; $I_{max}=4.05A$
 $f=375KHz$, $L=4.7UH$
 $R_{ds(on)}=15-18m\ ohm$
 $1/2\Delta I = 1/2 * (19-3) * (3/19) / (375KHz * 4.7UH) = 0.716A$
 $V_{limit}=10 * 10^{-6} * 110Kohm / 10 = 0.11V$
 $I_{limit}=0.11 / (18m * 1.2) \sim 0.11 / (15m) = 6.34A \sim 9.13A$
 $I_{ocp}=7.06A \sim 9.85AA$ ($7.06A > 6.94A \rightarrow ok$) -DVT-



+5VALWP
 $I_{peak}=7A$; $1.2I_{peak}=8.4A$; $I_{max}=4.9A$
 $f=300KHz$, $L=4.7UH$, $R_{entrip}=154k\ ohm$
 $R_{ds(on)}=15-18m\ ohm$
 $1/2\Delta I = 1/2 * (19-5) * (5/19) / (300KHz * 4.7UH) = 1.306A$
 $V_{limit}=10 * 10^{-6} * 154Kohm / 10 = 0.15V$
 $I_{limit}=0.15 / (18m * 1.2) \sim 0.15 / (15m) = 7.13 \sim 10.26A$
 $I_{ocp}=8.44 \sim 11.57A$ ($8.44 > 8.4 \rightarrow OK$)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	SCHEMATIC, MB LA-7231P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	4019BL
				Date	Friday, March 04, 2011
				Rev	B
				Sheet	49 of 57





<Vo=1.5V> VFB=0.75V
V=0.75*(1+10K/10K)=1.5V
Fsw=298KHz
Cout ESR=15m ohm Rdson(max)=5.6 mohm Rdson(typ)=4.5 mohm.
Ipeak=19.53A, Imax=23.44A, Iocp=13.67A
Delta I=((19-1.5)*(1.5/19))/(L*Fsw)=4.63A
=>1/2Delta I=2.315A
choose Rcs=15K
Iocpmax=((15K*11uA)/0.0045)+2.315A=35.65A
Iocpmin=((15K*9uA)/(0.0056*1.3))+2.315A=23.06A
Iocp=23.06A-35.65A

1.8VSP
 $I_{peak}=3.35A$; $1.2I_{peak}=4.02$; $I_{max}=2.345A$
 $V_{out}=0.6 * (1 + (20K/10K))=1.8V$



VID[0]	VID[1]	VCCSA Vout	Require on 2011/ 2012 Required
0	0	0.9 V	Yes/Yes
0	1	0.8 V	Yes/Yes
1	1	0.75V	No/Yes
1	1	0.65V	No/Yes


Note:Use VCCSA_SEL to switch High & Low Level for VID[1]
 (ie. VCCSA_SEL) due to the VID[0] is don't care for this setting.



<Vo=1.05V> VFB=0.75V
 $V=0.75 \cdot (1 + 4.02K/10K) = 1.052V$
 $F_{sw} = 298KHz$

$C_{out} ESR = 15m \text{ ohm}$ $R_{dson(max)} = 5.6 \text{ mohm}$ $R_{dson(typ)} = 4.5 \text{ mohm}$.
 $I_{peak} = 12.866A$, $I_{max} = 9A$, $I_{ocp} = 15.439A$
 $\Delta I = ((19 - 1.05) \cdot (1.05/19)) / (L \cdot F_{sw}) = 3.33A$
 $\Rightarrow 1/2 \Delta I = 1.665A$
choose $R_{cs} = 15K$
 $I_{ocpmax} = ((15K \cdot 11uA) / 0.0045) + 1.665A = 37.62A$
 $I_{ocpmin} = ((15K \cdot 9uA) / (0.0056 \cdot 1.3)) + 1.665A = 23.02A$
 $I_{ocp} = 23.02A \sim 37.62A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	SCHEMATIC, MB LA-7231P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BL
				Date	Friday, March 04, 2011
				Sheet	53 of 57




2-ph: PR172=20.5K Vboot=0V, Iccmax=54A
 2-ph: PR172=169K Vboot=1.1V, Iccmax=54A

2-ph: PR178=1.47K for ~70A OCP

Connect to +5V can disable
 GFX portion

+CPU_CORE	+GFX_CORE
Iocp=72A, IccMAX=53A	Iocp=40A, IccMAX=24A
Load line=1.9mohm	Load line=3.9mohm
DCR=1.1mohm	DCR=1.1mohm

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2009/04/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019BL
				Rev B
				Date: Friday, March 04, 2011
				Sheet 54 of 57



Vtrip range ==> 0.2V ~ 3V

VFB=0.7V
V=0.7*(1+Rtop/Rbottom)
Fsw=350KHz

Cout ESR=12m ohm Rdson(max)=3.2 mohm Rdson(typ)=2.6 mohm.
Ipeak=41.02A, Imax=28.714A, Iocp=43A
Delta I=((19-0.9)*(0.9/19))/(L*Fsw)=6.8A
=>1/2Delta I=3.4A
choose Rcs=75K
Iocpmax=((75K*11uA)/0.0013)+3.4A=75.52A
Iocpmin=((75K*9uA)/(0.0016*1.35))+3.4A=48.42A
Iocp=48.42A~75.52A

	GPU_VID2	GPU_VID1	GPU_VID0	NVIDIA/N12P-GS	NVIDIA/N12P-GV1
P0(Cold)	1	0	1	1.0V	1.025V
P0(Hot)	1	1	0	0.975V(default)	1.0V
P8/P12	1	1	1	0.860V	0.85V(default)
VPS	0	1	1	0.900V	----

SJM only ==>

Security Classification		Compal Secret Data		AP		Compal Electronics, Inc.				
Issued Date	2010/07/13		Deciphered Date	2011/07/13		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC, MB LA-7231P				
						Size	Document Number		Rev	
						Customer	4019BL		B	
						Date:	Friday, March 04, 2011		Sheet	55 of 57

Version change list (P.I.R. List)

Page 1 of 2
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	HW/Edward request	Meet Turn off sequence		53	Add PQ45	2010 11/24	DVT
2	HW/Edward request	Meet Turn on sequence		53	Change PR119 to 680KΩ, PC95 to 0.1uF	2010 11/27	DVT
3	HW/Edward request	Meet new VGA table		55	Change PR201, PR205, PR219	2010 12/03	DVT
4	Battery Turn on time too long	Change enable 3/5V path				2010 12/04	DVT
5	HW/Edward request	For USB 3.0 charger function		47	Add PJ26	2010 12/04	DVT
6	HW/Edward request	Don't need VGA_PW_OK net		55	Delete net	2010 12/04	DVT
7	HW/Edward request	Tune Power sequence		52	Change PR92 from 100K to 510K Delete PR94	2010 12/08	DVT
8	HW/Edward request	Tune Power sequence		53	Change PR116 from 24.9K to 100K	2010 12/09	DVT
9	Costdown			54	Change PC97, PC111 to OS-CON cap.	2011 01/06	PVT
10	ISN test fail	ISN solution		49	Change PL16 to 1uH Add PC109, PC119	2011 01/07	PVT
11	Trigger ACOC	Prevent to trigger phase to gnd threshold Reserve RC for ADP_I		48	Change PC28 from 2.2u to 0.1u Add PR72	2011 01/24	PVT2
12							
13							
14							
15							
16							
17							

Security Classification		Compal Secret Data		Title	
Issued Date	2010/04/12	Deciphered Date	2010/10/12	SCHEMATIC, MB LA-7231P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BL	B
Date: Friday, March 04, 2011				Sheet	56 of 57

A --> B Change List

- 1209-----
1. Page 24, Change R383 to GS@
Change R389 to @
Add Option Component for R383 and R386 4.99K_0402_1% with BOM structure GV@
2. Page 46, Change R679 to 100K_0402_5%
Change R685 to 200K_0402_5%
Change R692 to 750K_0402_5%
3. Page 40, Change SW8 to SN200002800
1206-----
1. Page 17, U16 BOM Structure change to OPT@
2. Page 37, C613 BOM structure change to BT@
3. Page 32, Add I770, T71 for JGRT1.
4. Page 45, Change H10 to H2P5.
5. Page 14, Change C183, C184 to 27P
6. Page 22, Change C297, C298 to 22P
7. Page 35, Change C582, C583 to 33P
8. Page 43, Change R666, R668 to SM010017710 (For EMI)
9. Page 38, Pop R590, R591 with 33 ohm, C635, C636 with 6P for EMI
1203-----
1. Page 39, Add C703 for ESD.
1202-----
1. Update power schematics
2. Change H24 to H2P5
3. Page 35, Add R557 for power source +3VALW_PCH reserved
1201-----
1. Page 40, Update Reset Button circuit
Add R656, Q38
2. Page 17, delete VGA_ON for PD only.
Change PR3.2 to PCH_GPI02, PR3.1 to PCH_GPI053
Delete R257
3. Update Power Schematics 1201
1130b-----
1. Page 38, U23.11 change to +3VS_CARD
2. Q2, Q13, Q19, Q21-Q29, Q31, Q33, Q34, Q50, Q51, Q54, Q56-Q63, Q68, Q74 change to SB00000J200
1130-----
1. Page 18, Add Q75,Q74,R841 (The new circuit for DGPU_PWROK after 1.5V).
Delete R271
2. Page40, Change R646 to 10K
Change R648 to 1K
Pop R646, R648, D18, Q35, R645 for Reset mainpower and BI
Change R653 BOM structure to @
Change SW8 to SN200002700
1129-----
1. Page 07, Correct R70 bom structure to EDP@
2. Page 15,Change R244.1 net name from PCH_RSMRST# to PCH_RSMRST#_R
Unpop R231
3. Page 17, U6, U7 change to SA000000H00 (Same as U5/U39)
4. Page 24, Delete R390, R391, R392 for space issue.
5. Page 35, Add Q37 and Unpop R555
6. Page 38, Add R833 between +3VS and +3VS_CARD
Change U23.47 to +3VS_CARD
7. Page 39,Change R621 from 0ohm to 8.2k(Board ID)
8. Page 42, Unpop R733
Pop R732, R299
Delete R637, R638, Q38, Q39, R299, R634, R636, R639, R640
Change netname of PD# to EC_MUTE#
Connect U29.4.9.21.29 to +3VS_CODEC
9. Page 45, Change C780 from SGA19151410(D size) to SGA00002N80(B2 size)
Unpop U40, C204, R754
10. Page 46, Change Q47, Q52 to A04430L_S08
11. Update Power Schematics (11/25)
12. C226, C540, C549, C566, C573, C576, C580, C590, C712 change material to SE000000K00
13. D8, D9 change material to SCS00003600 (Need check again)
14. D32 change to SC100001K00 (Need apply CIS Symbol)
1123-----
1. Page 22, Change R342 PU location from R762.2 to Q68.3
2. Page 24, Fix N12P-GV device ID
R489 change BOM Structure to GS@
R382, R380, R760, R756, R758, R757 change BOM Structure to GV@
R380 change to 45.3K_0402_1% (SD034453280)
R760 change to 4.99K_0402_1% (SD034499180)
Delete Option component of R386
3. Page35, Modify auto boot-up issue
Unpop R552
POP R553, R541
Change R541 PU location from R552.1 to R552.2
4. Page36, L31 update CIS Symbol and PCB footprint
5. Page 40, Change R622 PU to +3VALW_EC
JTP1 pin definition upside down.
Update D-Door Circuit
Delete SW1, R631
Add JD00R1, SW
6. Page 41, SW6 change to SN100001D10
7. Page 42, Modify PD# circuit for 3V tolerance.
Add R299
Change R637, R638 PU to +3VS
Fix Headphone/MIC detect issue
Change R649 to 10K_0402_1%
Change R650 to 39.2K_0402_1%
8. Page 44, Modify SMI circuit for leakage issue.
Delete R830
Add Q69, R734

B --> C Change List

- 0121A-----
1. Page 19, Change L1 to SHI00003Y00
Change R626 to SD034499080 (499_1%)
2. Page 41, Change R739 to SD034150080 (100_5%)
3. Page 17, Add R185
4. Page 46, Change R703 to 100K
0110A-----
1. Change SE107475M80 to SE107475K80
2. Change SE052105Z80 to SE080105K80
3. Change SE068221J80 to SE074221K80
4. Change SE070473Z80 to SE076473K80
5. Page 15, UnPOP U5 and POP R223
6. Page 35, Unpop Q37 and POP R557
7. Change U8 to SA000047U10(N12P-GS) and SA00004J010(N12P-GV)
8. Page41,
R625 form 390 to 100
R626 from 820 to 200
R739 from 820 to 100
R627 from 390 to 2.49K
R629 from 820 to 3K
R740 from 390 to 3.3K
R741 from 390 to 2.2K
R740 from 820 to 3.3K
0107A-----
1. Page 40, Unpop SW8
2. Page 05, Add C215.
1. Page 11, Add C207, C212, C214 (0.1U_0402) for EMI reuquire
2. Page 12, Delete C159 for Layout space
3. Page 36, Delete R968, C994
4. Page 45, Reserved R736, R739
5. Page 18, Delete Q75
Change Q74 to Q74A, A74B (DMN66D0LDW-7_SOT363-6)
Change R842 PU to +3VSDGPU
0103-----
1. Page 40, Add R691 for EC_BI
2. Page 39, Connect EC_BI to U24.64
Change R621 to 18K_0402_5%
Delete net 65W/90W
3. Page 25, Unpop C345, C346, C347, C348 L13, L14, C356, C357, C358
Change C349, C359 to 10K_5%_0402
Unpop R415, R416
4. Page 18, Change Q75 to AP2302GN-HF_SOT23-3
Add R842, C185 with BOM structure OPT@
Change Q74, Q75, R841 with BOM structure OPT@
5. Page 37, Delete R572
6. Page 08, change C81, C82 to SGA20331E10
7. Page 26, Change C381,C857 to SGA20471D20

C --> Pre-MP Change List

- 0222A-----
1. Page 41, Change R627, R741 to 100_0402_5%
Change R740 to 150_0402_1%
Change R627, R742 to 560_0402_5%
2. Page 45, Unpop D38 (Remove USB3.0 ESD Diode)
0218A-----
1. Page 31, Add L45 for USB20_P10/N10
Change R478/R479 to @
Move C492, C493 to USB20_P10/N10
Delete D5 for layout space
0215A-----
1. Page 44, Mount R720 for EEPROM (EON)
2. Change U3 to B3 version(SA00004EEY0)
3. Page 41, change R626 to 300_0402_5%
change R739 to 100_0402_5%
0125A-----
1. Page39 Change R621 to 33K_0402_5% (Board ID)
2. Update Power Schematics

Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2010/09/28		Deciphered Date		2011/09/28		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAIDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, MB LA-7231P					
								Rev A		Document Number		Rev B	
								Customer		4019BL			
								Date:		Friday, March 04, 2011		Sheet 57 of 57	