



ZQ1 BLOCK DIAGRAM




Note:
HM55 does not support USB 6 & 7
HM55 does not support SATA 2 & 3

3G@ FOR 3G SKU
PK@ FOR PARK GPU
MD@ FOR MADISON GPU
IV@ FOR UMA
SW@ FOR SWITCHABLE GRAPHIC

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDR1)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER		S0-S5
+RTC_CELL	+3V~+3.3V	RTC		S0-S5
+3VPCU	+3.3V	8051 POWER	ALWON	S0-S5
+5VPCU	+5V	CHARGE POWER	ALWON	S0-S5
+15V	+15V	LARGE POWER	+15V_ALWP	S0-S5
3V_LAN_S5	+3.3V	LAN POWER	AUX_ON	
+5VSUS	+5V		SUSD	
+3VSUS	+3.3V		SUSD	
+1.5V_SUS	+1.5V	SODIMM POWER	SUSON	
+0.75V_DDR_VTT	+0.9V	SODIMM POWER	MAINON	
+5V	+5V		MAIND	
+3V	+3.3V		MAIND	
+1.8V	+1.8V		MAINON	
+1.5V	+1.5V	PCH POWER	MAIND	
+1.1V_VTT	+1.05V~+1.1V	CPU POWER	MAINON	
+1.05V	+1.05V	PCH POWER	MAINON	
+VCC_CORE	0V~+1.5V	CPU CORE POWER	VRON	
LCDVCC	+3.3V	LCD Power	LVDS_VDDEN	
MBAT+	+10V~+17V	MAIN BATTERY		
+5V_S5	+5V		S5_ON	
+3V_S5	+3.3V		S5D	


Thermal Follow Chart



CLK Gen(CLK)




CPU_CLK select(CLK)




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus(CLK)





CLK Enable(CLK)




Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	Clock Generator	1A
Date:	Friday, January 22, 2010	Sheet 3 of 48


AUBURNDALE/CLARKSFIELD PROCESSOR (DMI, PEG, FDI)




Thermaltrip protect(CPU)




VTT PWR_Good(CPU)





Processor pull-up(CPU)



JTAG MAPPING(CPU)









AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)

AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



NOTE: For Validating IMVP VR R6451 should be STUFF and R2N1 NO_STUFF

HFM_VID : Max 1.4V
LFM_VID : Min 0.65V




Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed

CFG[1:0] - PCI_Epress Configuration Select
* 11= 1 x 16 PEG
* 10= 2 x 8 PEG

Use RVS type 1



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.(ES1 only)




Quanta Computer Inc.
PROJECT : ZQ1


Size	Document Number	Rev
	AUBURND4/4	1A

Date: Friday, January 22, 2010 Sheet 7 of 48


PCH1(CLG) IBEX PEAK-M (DMI, FDI, GPIO)




IBEX PEAK-M (LVDS, DDI)




PCH Pull-high/low(CLG)




System PWR_OK(CLG)



RTC Circuitry(RTC)




HDA Bus(CLG)




Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.


PCH SPI(CLG)




PCH2(CLG)



PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	ZQ1 note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V _O 												
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)													
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+VCCRTC 												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS] 
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK														
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V _O 												
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm	+1.8V _O 												
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)													
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V _O 												
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)	+3V _{SS} 												
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality (weak pull-down 20K) 1 = TLS Confidentiality	+3V _{SS} 												

IBEX PEAK-M (HDA, JTAG, SATA)




PCH3(CLG)


IBEX PEAK-M (PCI,USB,NVRAM)




IBEX PEAK-M (PCI-E, SMBUS, CLK)




PLTRST#(CLG)



PCI/USBOC# Pull-up(CLG)



CLK_REQ/Strap Pin(CLG)



AT6 swap override Strap/Top-Block Swap Override jumper

Low = 'AT6' swap override/Top-Block Swap override enabled
High = Default

Boot BIOS Strap

GN10#	GN11#	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI


Dambury Technology Enabled

NV_ALE High = Enable
Low = Disable

DMI Termination Voltage

NV_CLE Set to Vcc when LOW
Set to Vcc/2 when HIGH



SMBus/Pull-up(CLG)




PCH4(CLG)

IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)


GPU RST#(CLG)



GPIO Pull-up/Pull-down(CLG)



SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------




BOARD_ID0	High = JV41/JM41 Low = JM51
RSV_GPIO8	High = Disable Low = Enable






PCH5 (CLG)

VCCCORE(+1.05V) = 1.432A(80mils)


IBEX PEAK-M (POWER)




IBEX PEAK-M (GND)




DDR_STD(DDR)



Place these Caps near So-Dimm0.



	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 4H type:DDR-C-2013289-204p		







M1:PWR SMDRR_VREF
M1+:voltage divider(Default)
M3:CPU VREF_DQ_DIMM0



Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
DDRIII SO-DIMM-0		1A
Date: Friday, January 22, 2010	Sheet 14 of 48	

DDR_STD(DDR)



	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 8H type:DDR-C-2013310-204p-1		

M1:PWR SMDRR_VREF
M1+:voltage divider(Default)
M3:CPU VREF_DQ_DIMM0



Quanta Computer Inc.

PROJECT : ZQ1

Size

Document Number

Rev


DDRIII SO-DIMM-1

1A

Date: Friday, January 22, 2010

Sheet 15 of 48

CPU XDP Connector(CPU)



Place near to XDP connector




XDP_TDO

R180


51/F_4

+1.1V_VTT


S3 leakage solution(CLG)



GPU_1(VGA)



0518 SWAP PCIE for VGA side



(10) CLK_PCIE_VGA AB35
(10) CLK_PCIE_VGA# AA36

For Broadway, Madison and Park
the PWRGOOD ball must be connected to ground

(11) GPU_RST# AA30

U23A

CLOCK

PCIE_REFCLKP
PCIE_REFCLKN

NC#1
NC#2
PWRGOOD

PERSTB

SW@Madison/Park_M2



PCI
EXPRESS
INTERFACE

CALIBRATION

PCIE_CALRP

PCIE_CALRN

0518 SWAP PCIE for VGA side



For M97, Broadway, Madison and Park PCIE_VDDC is 1.0V

Madison AJ007720T02

Park AJ077400T08



Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	Madison/Park M2-PCIE I/F	1A
Date:	Friday, January 22, 2010	Sheet 17 of 48

GPU_2(VGA)

GPU Power-on sequence



- 1 => +VGPU_CORE
- 2 => +VGPU_IO
- 3 => +1V
- 4 => +1.5V_GPU
- 5 => +3V_D
- 6 => +1.8V_GPU
- 7 => dGPU_PWROK

1.8V GPIO



NC on Park

NC on Park


3.3V GPIO



SW@MadisonPark_M2



SW@MadisonPark_M2



SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2

SW@MadisonPark_M2


SW@MadisonPark_M2

Quanta Computer Inc.
PROJECT : ZQ1


Size	Document Number	Rev
Madison/Park M2-HOST I/F		1A

Date: Friday, January 22, 2010 Sheet 18 of 48

GPU_4(VGA)



GPU_5(VGA)




Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number Madison/Park M2 (DP_PWR/GND)	Rev 1A
Date:	Thursday, January 21, 2010	Sheet 21 of 48

(19) VMA_DQ[63..0] VMA_DQ[63..0]
(19) VMA_DM[7..0] VMA_DM[7..0]
(19) VMA_RDQS[7..0] VMA_RDQS[7..0]
(19) VMA_WDQS[7..0] VMA_WDQS[7..0]


CHANNEL A: 512MB DDR3 (16*64M*4pcs)

Park, M92M Use Channel B Memory Interface Only






TOP Left

BOT Left






BOT Right

TOP Right





[illegible]


CRT(CRT)




LVDS(LDS)




LCD Power(LDS)




CCD&DMIC Conn.(CCD)



Backlight Control(LDS)



CAMERA Module(CCD)




TI	AL3DV421V00
Pericom	AL000412W00


dGPU_SELECT#	Output
L	EV_LVDS
H	INT_LVDS

INT LVDS DIGON	RN5	1	2	IV@0 4P2R	LVDS VDDEN
INT LVDS_BLOW					LVDS_BLOW
INT TX1CLKOUT1	RN1	3	4	IV@0 4P2R	TX1CLKOUT1
INT TX1CLKOUT+					TX1CLKOUT+
INT TX1CLKOUT+	RN4	3	4	IV@0 4P2R	TX1CLKOUT+
INT TX1OUT0-		1	2		TX1OUT0-
INT TX1OUT1+	RN3	3	4	IV@0 4P2R	TX1OUT1+
INT TX1OUT1-		1	2		TX1OUT1-
INT TX1OUT2+	RN2	3	4	IV@0 4P2R	TX1OUT2+
INT TX1OUT2-		1	2		TX1OUT2-


Giga-LAN AR8151(LAN)




RJ45(LAN)




TRANSFORMER(LAN)




+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA




+3G_VDD H=7.0mm




SIM CARD FFC connector(RFM)




Codec(ADO)




Power (ADO)




Mute(ADO)




LINE-OUT/SPDIFO(AMP)



MIC(AMP)




Internal Speaker(AMP)




Cardreader(MMC)


4 IN 1 CARD READER (MMC)




USB PORT(USB)




USB BOARD CONN(USB)




BLUETOOTH CONN(BTM)



TOUCHPAD BOARD CONN(TPD)




TP SWITCH(UIF)




Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	eSATA/USB	1A
Date:	Friday, January 22, 2010	Sheet 32 of 48


POWER BOARD CONN(UIF)






LED(UIF)





SW BOARD CONNECTOR(UIF)




14" K/B(KBC)




EE RETURN-PATH CAPACITORS(EMC)



STITCHING for LPC



CPU FAN(THM)




Quanta Computer Inc.
PROJECT : ZQ1


Size	Document Number	Rev
	KB/FAN/EE RETURN CAP	1A

Date: Friday, January 22, 2010 Sheet 34 of 48


EC(KBC)




I/O ADDRESS SETTING(KBC)




SM BUS PU(KBC)



SPI FLASH(KBC)




HWPG(KBC)




SM BUS ARRANGEMENT TABLE


SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	EEPROM

POWER-ON Switch(KBC)




INTERNAL KEYBOARD STRIP SET(KBC)





[PWM]



$$T_{ON} = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$$

$$Frequency = V_{out} / (V_{in} * T_{ON})$$

$$T_{ON} = 3.85p * 1M * 1 / (V_{in} - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

A01718 $R_{dson} = 3 \sim 4.3m\Omega$

$$L(ripple\ current) = (19 - 1.05) * 1.05 / (1u * 272k * 19) \sim 3.64A$$


$$4.3m * 18 = R_{ILIM} * 20uA$$



$$R_{ILIM} = 3.87K \text{ --- } 3.92K$$






Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number +VTT (UP6111A)	Rev 1A
Date:	Friday, January 22, 2010	Sheet 38 of 48









1. Level 1 Environment-related Substances should NEVER be used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

