

HM42-CP Block Diagram

PCB P/N : 48.4GW01.011
REVISION : -1 09920

Project code: 91.4GW01.001 (HM42-CP)
91.4GY01.001 (JE40-CP)
91.4GZ01.001 (SJV41-CP)
91.4JD01.001 (BA40-CP)

Clock Generator
ICS9LRS3197AKLFT

X2
14.318Mhz

DDRIII Slot 0
800/1066

DDRIII Slot 1
800/1066

DDRII Channel A
DDR II Channel B

Intel CPU
Arrandale
4, 5, ..., 9, 10

FDI x8 DMI x4

X3
27Mhz
N11P-GE1
N11M-GE1
Nvida

RGB CRT
LVDS 1CH
HDMI

CRT
LCD
WXGA+
HDMI

Mini-Card
WLAN

Mini-Card
3G

RJ45
CONN

Giga LAN
BCM57780

X1
25Mhz

X5
25Mhz

MIC IN
INT MIC

HD AUDIO
CODEC
ALC272

AZALIA

INTEL
PCH
14 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
6 SATA ports
8 PCIE ports
ACPI 1.1
LPC I/F
PCI/PCI BRIDGE
11, 12, ..., 18, 19

USB 2.0

WEBCAM
BLUETOOTH
USB x 3
USB_BD
09736-1

JE40_Power_BD
09738-1
HM42_Power_BD
09737-1
SJV41_Power_BD
09740-1
SJV41_LED_BD
09739-1

Card Reader
AU 6433

SD/MMC
MS/MS Pro/xD

SATA HDD

SATA ODD



PCB STACKUP

TOP
GND
S
S
GND
BOTTOM

LINE OUT

OP AMP
G1454

2CH SPEAKER



CPU FAN

X6
32.768Khz

LPC Bus

LPC debug

KBC
ENE 3930

X4
32.768Khz

Flash ROM
128KB

Thermal
Sensor

Touch
PAD

Int.
KB

Flash ROM
4MB

BA40_Power_BD
09768-1

SYSTEM DC/DC
RT8223

INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5

SYSTEM DC/DC
RT8209E

INPUTS	OUTPUTS
DCBATOUT	1D5V_S3

SYSTEM DC/DC
RT8209E

INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT 1D05V_S0

SYSTEM DC/DC
RT9025

INPUTS	OUTPUTS
DCBATOUT	1D8V_S0

SYSTEM DC/DC
RT8209E

INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

SYSTEM DC/DC
TPS5161

INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE

CPU DC/DC
ISL62882C

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE

CHARGER
ISL88731C

INPUTS	OUTPUTS
DCBATOUT	BT+

Discrete N11M

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size

Document Number

A3

HM42-CP

Rev

SC

Date: Friday, January 22, 2010

Sheet 1 of 72

A B

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

C D E

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

USB Table






PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2


Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1 (HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number HM42-CP		Rev SC
Date: Friday, January 22, 2010		Sheet 2 of 72	



UMA





0113 -1


62.10040.611
2ND = 62.10055.341
3RD = 62.10055.341
4th = 62.10055.321

pe1 3rd 62.10055.341 and 4th 62.10055.321
3rd and 4th have been purged
CE will confirm SQM if it can add BOM
CE will release EC to add to BOM

lab stuff 2nd,3rd and 4 th in BOM
Eng add 1st source(62.10040.611)
Eng do not stuff 4 th in BOM
because 4 th have been purge , so stuff 1st in BOM
but CE said, 4th need stuff in PD if not any concern







PROCESSOR CORE POWER

48A

VCC_CORE

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V35 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

AUBURNDALE


1.1V RAIL POWER

CPU CORE SUPPLY


POWER

CPU VIDS


SENSE LINES




1130 -SC



1130 -SC



1130 -SC



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V

AUBURNF, CLARKUNF
62.10040.611
2ND = 62.10053.561 3rd = 62.10055.341 4th = 62.10055.321

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (4/7)**


Size: **HM42-CP**

Document Number: **SC**

Date: Friday, January 22, 2010 Sheet 7 of 72








Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V



AUBURN, CLARKUNF
62.10040.611
2ND = 62.10053.561
3rd = 62.10055.341
4th = 62.10055.321

AUBURNDALE GRAPHICS POWER PEG & DMI











<Variant Name>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU (6/7)		
Size	Document Number	Rev
A3	HM42-CP	SC
Date:	Friday, January 22, 2010	Sheet 9 of 72

SO-DIMM VREFDQ (M3) Circuit for Clarksfield Processor



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.







Processor Strapping


PCI-Express Configuration Select	
CFG0	1:Single PEG(Default) 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation(Default) 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...


CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port (Default) 0:Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.








1117 -SC
SIV fail when stuff 10-ohm,
fine tune 33-ohm for solving
33-ohm is required for intel recommend,
real value base on fine tune result




SA 0709

For after PCH stepping B3, have to DY,





SPI_CS0#, SPI_MISO, SPI_MOSI, SPI_CLK:
No series resistor required if routing length is 1.5"-6.5"

41 PCH_SPI_CS#0 <<< PCH_SPI_CS#0
41 PCH_SPI_MOSI >>> PCH_SPI_MOSI
41 PCH_SPI_CLK >>> PCH_SPI_CLK





INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs



41 PCH_SPI_CS#0 <<< PCH_SPI_CS#0
41 PCH_SPI_MOSI >>> PCH_SPI_MOSI
41 PCH_SPI_CLK >>> PCH_SPI_CLK

















41 PCH_SPI_CS#0 <<< PCH_SPI_CS#0
41 PCH_SPI_MOSI >>> PCH_SPI_MOSI
41 PCH_SPI_CLK >>> PCH_SPI_CLK



LAN

MINICARD1

MINICARD2



PCIECLKRQ[0,3,4,5,6,7] should have a 10K pull-up to +3VALW.

PCIECLKRQ[1,2] should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).

1105 -SC

if use ENE KBC stuff 2.2K-ohm thermal IC will be abnormal

84.2N702.A3F
2nd = 84.DM601.03F

CL = 12pF
Freq tolerance : +/- 30 ppm

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsin 221, Taiwan, R.O.C.

緯創資通


PCH (2/9)


HM42-CP

Rev SC


Date: Friday, January 22, 2010

Sheet 12 of 72





SB 0811



<Core Design>



HM42 NV Muxless SA 0924





PCH strapping

BOOT BIOS Strap		
GNT#0	GNT#1	BOOT BIOS Location
0	0	LPC
1	0	Reserved
floating	0	PCI
floating	floating	SPI (Default)

PCI_GNT#1	
1	Default (Internal pull up)
0	Configures DMI for ESI compatible operation (Not for Mobile platform)

```
41 PCLK_FWH
12 CLK_PCI_FB
40 CLK_PCI_KBC
```



PCH strapping

A16 swap override Strap/Top-Block
Swap Override jumper

PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---

PCH strapping

NV_CLE	DMI termination voltage
floating	internal pull-up

✗ These pins are left as NC,  because the function is disable


NV_ALE	
1	Enable Anti-Theft Tech
floating	Disable (internal pull down)

DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high

USB

Pair	Device
0	USB3
1	USB2
2	NC
3	MINICARD1 (WLAN)
4	WECAM
5	NC
6	NC
7	NC
8	3G SIM Card
9	USB1 (HS)
10	NC
11	Blue Tooth
12	MINIC2 (3G)
13	Cardreader

HM42-CP SA



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (5/9)

Size

	Document Number
--	-----------------

Date: Friday, January 22, 2010

Sheet 15 of 72

Rev
S

GPIO8 has a weak[20K] internal pull up.
No need to have external pull down/up.
GPIO8 pin set to high at reset.

GPIO15 has a weak[20K] internal pull down.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.

HM42-CP_NV_Muxless SA

62 DGPU_HOLD_RST# >>> DGPU_HOLD_RST#
55,61,62 DGPU_PWROK >>> DGPU_PWROK

TPAD14-GP TP36 1 PX_HDMI# D37
40 EC_SC1# <<< EC_SC1# J32
40 EC_SW1# <<< EC_SW1# F10

13 PCH_GPIO12 <<< PCH_GPIO12 K9
PCH_GPIO15 <<< PCH_GPIO15 T7

TPAD14-GP TP46 1 PCH_GPIO24 H10
TPAD14-GP TP45 1 PCH_GPIO27 AB12
TPAD14-GP TP56 1 PCH_GPIO28 V13

STP_PCI# MI10
PCH_GPIO35 V6

61 DGPU_PWR_EN# <<< DGPU_PWR_EN#
dGPU_PRSENT# AB7

TPAD14-GP TP105 1 dGPU_EDID V3
1016 -SB PCH_GPIO39 P3

SB 0814 PCH_GPIO45 H3
RST_GATE F1

11 PCH_GPIO48 <<< PCH_GPIO48 AB6
PSW_CLR# AA4

PCH_GPIO57 F8

SB 0722
AFTE14P-GP TP806 1 PCH TP95
AFTE14P-GP TP88 1 PCH TP96

AFTE14P-GP TP87 1 PCH TP97
AFTE14P-GP TP82 1 PCH TP98

SB 0812
3D3V_S5
UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH
UMA_DIS ONLY: LOW

PCH1F

6 OF 10

BMBUSY#/GPIO0 Y3
TACH1/GPIO1 C38
TACH2/GPIO6 D37
TACH3/GPIO7 J32
GPIO8 F10
LAN_PHY_PWR_CTRL#/GPIO12 K9
GPIO15 T7
SATA4GP/GPIO16 A2
TACH0/GPIO17 F38
SCLOCK/GPIO22 Y7
GPIO24 H10
GPIO27 AB12
GPIO28 V13
STP_PCI# MI10
PCH_GPIO35 V6
SATACLKREQ#/GPIO35 AB7
SATA2GP/GPIO36 AB13
SATA3GP/GPIO37 V3
SLOAD/GPIO38 P3
SDATAOUT0/GPIO39 H3
PCIECLKRQ6#/GPIO45 F1
PCIECLKRQ7#/GPIO46 AB6
SDATAOUT1/GPIO48 AA4
SATA5GP/GPIO49 F8
GPIO57 F8

MISC

GP IO

CPU

NCTF

RSVD

NCTF TEST PIN:

A4, A49, A5, A50, A52, A53, B2, B53, BE1, BE53, BF1, BF53, BH1, BH53, BJ1, BJ2, BJ4, BJ49, BJ50, BJ52, BJ53, D1, D53, E1, E53

BEXPEAK-M-GP-NF

CLKOUT_PCIE6N AH45
CLKOUT_PCIE6P AH46
CLKOUT_PCIE7N AF48
CLKOUT_PCIE7P AF47
A20GATE U2
BCLK_CPU_N R AM3
BCLK_CPU_P R AM1
H_PECI 5 BG10
KBCRCIN# 40 T1
H_PWRGD 5,59 BE10
PCH_THERMTRIP R BD10
PM_THRMTRIP-A# 5,45 R230
Placed Within 2" from PCH
1D05V_VTT R236
56R2J-4-GP
54D9R2F-L1-GP
1D5V_S3 S3
R279
1KR2F-3-GP
DDR3_DRAMRST# 20,21
NON-S3
R278
0R2J-2-GP
2ND = 84.2N702.E31
84.2N702.D31
2N7002E-1-GP
Q14
R277
100KR2F-L1-GP
RST_GATE S3
C298
SCD047U25V2KX-GP
INIT3_3V# P6
INIT3_3V# 1 TP52
TPAD14-GP C10

TP24

TP24

TP24

TP24

TP24

TP24

TP24

TP24

TP24

TP24

TP24

TP24

UMA

緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title PCH (6/9)


Size A3 Document Number HM42-CP


Date: Friday, January 22, 2010 Sheet 16 of 72

Rev SC












1016 -SB





1016 -SB





LCD/INVERTER/CCD CONN

LCD/CCD CONN




1016 -SB




1005 -SA


define same as SJM50-PU, can use SJM50 Cable



1016 -SB



Internal Mic




Discrete N11M

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LCD CONN		
Size	Document Number	Rev
	HM42-CP	SC
Date: Friday, January 22, 2010	Sheet 23 of 72	

CRT I/F & CONNECTOR



DDC_CLK & DATA level shift

HM42 SA

14 PCH_DDCDATA
14 PCH_DDCCLK

64 NV_CRT_DDCDATA
64 NV_CRT_DDCCLK

3D3V_S0

5V_CRT_S0

5V S0

500mA

F2 FUSE-1D1A6V-4GP-U
69.50007.691
2nd = 69.50007.771

1019 -SB

RN7 SRN2K2J-1-GP

R538 0R0402-PAD

3D3V_S0_DDC

Q42 2N7002KDW-GP
84.2N702.A3F
2nd = 84.DM601.03F

D9 RB551V30-GP
2ND = 83.5R003.08F
83.R5003.H8H
3rd = 83.R5003.C8F

RN63 SRN10KJ-5-GP

DDCDATA

DDCCLK

DAT_DDC1_5

CLK_DDC1_5


Wintec Corporation

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CRT CONN			
Size	Document Number		Rev
	HM42-CP		S
Date:	Friday, January 22, 2010	Sheet 24 of	72




SATA Connector



UMA

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD CONN			
Size	Document Number		Rev
	HM42-CP		SC
Date:	Friday, January 22, 2010		Sheet 26 of 72

ODD Connector



UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ODD

Size

Document Number

HM42-CP


Rev

SC

Date: Friday, January 22, 2010

Sheet 27 of 72


BLUETOOTH MODULE




JV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
BLUETOOTH		
Size	Document Number	Rev
	HM42-CP	SC
Date:	Friday, January 22, 2010	Sheet 28 of 72



previous 4.7uF 0805 16V Y5V
Current 4.7uF 0805 25V X5R
1211 -SC



HM42-CP SA

1027 -SB
For AFR suggestion,
add 0.1uf cap for reduce ESD

because 22.10321.B81 and 22.10321.C41
shortage in Lab stage,stuff 22.10321.361.




Pin1 -> left side

Eng stuff 20.K0216.024 Pin1 -> left side
PD change to 20.K0276.024 Pin1 -> left side
so do not swap net

- 1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width, 12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except RJ-45 moat.

LAN Connector

LAN Connector








2 LED LAYOUT

13	12
+	-
NODE	COLOR
12(+)	13(-)
YELLOW	

3 LED LAYOUT



11	9
ORANGE	GREEN
10	
NODE	COLOR
9(-)	10(+)
GREEN	
11(-)	10(+)
ORANGE	



Gain= $R_f/R_i=52K/20K=2.6V/V$
 $f(HP)=1/(2 \pi * 20K * 0.47\mu f)=16.9Hz$
 If $V_{IN}=1.54V$ Gain=2.6V/V $R_L=4\Omega$ $V_O(peak)=4V$ $V(rms)=2.828V$
 Power= $2.446^2/4=1.5W$

UMA

Internal Speaker





Discrete N11M

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO SPEARK			
Size	Document Number		Rev
	HM42-CP		SC
Date:	Friday, January 22, 2010	Sheet 34 of 72	

JV50

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Resrve MDC		
Size	Document Number	Rev
	HM42-CP	SC
Date: Friday, January 22, 2010		Sheet 35 of 72




Pin	Name	SD Mode Description
1	CD/DAT3	Card detect/Data line[Bit 3]
2	CMD	Command/Response
3	VSS1	Supply voltage ground
4	VDD	Supply voltage
5	CLK	Clock
6	VSS2	Supply voltage ground
7	DAT0	Data line[Bit 0]
8	DAT1	Data line[Bit 1]
9	DAT2	Data line[Bit 2]

Pin No.	SD/MMC	MS/MS PRO	xD
P1	xD-R/B		2P
P2	xD-RE		3P
P3	xD-CE		4P
P4	xD-CLE		5P
P5	xD-ALE		6P
P6	xD-WE		7P
P7	xD-WP		8P
P8	xD-D0		10P
P9	xD-D1		11P
P10	SD-DAT2	9P	
P11	SD-DAT3	1P	
P12	SD-CMD	2P	
P13	4in1-GND	3P/6P	1P/10P
P14	MS-VCC		8P
P15	MS-SCLK		8P
P16	MS-DATA3		7P
P17	MS-INS		6P
P18	MS-DATA2		5P
P19	MS-DATA0		4P

Pin No.	SD/MMC	MS/MS PRO	xD
P20	MS-DATA1		3P
P21	MS-BS		2P
P22	4in1-GND	3P/6P	1P/10P
P23	SD-VCC	4P	
P24	SD-CLK	5P	
P25	SD-DAT0	7P	
P26	xD-D2		12P
P27	xD-D3		13P
P28	xD-D4		14P
P29	SD-DAT1	8P	
P30	xD-D5		15P
P31	xD-D6		16P
P32	xD-D7		17P
P33	xD-VCC		18P
P34	XD-CD-SW		19P
P35	SD-WP-SW	SD-WP-SW	
P36	SD-CD-SW	SD-CD-SW	
P37	4 IN 1-GND	SD-WP/CD-SW-GND	
P38			

5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)



Pin	Name	Dir	description
1	XD_CD#	-	presence detect
2	R/B#	OUT	Ready / Busy (open-drain)
3	RE#	IN	Read Enable
4	CE#	IN	Card Enable
5	CLE	IN	Command Latch Enable
6	ALE#	IN	Address Latch Enable
7	WE#	IN	Write Enable
8	WP#	IN	Write Protect
9	GND	-	Ground
10	SD0	IN/OUT	data bit 0
11	SD1	IN/OUT	data bit 1
12	SD2	IN/OUT	data bit 2
13	SD3	IN/OUT	data bit 3
14	SD4	IN/OUT	data bit 4
15	SD5	IN/OUT	data bit 5
16	SD6	IN/OUT	data bit 6
17	SD7	IN/OUT	data bit 7
18	VCC	-	3.3V power

Pin	Pin Name	Description
1	VSS	Vss
2	BS	Bus state signal
3	DATA1	Data1 Parallel / NC Serial
4	SDIO/DATA0	Data0 Parallel / Data Serial
5	DATA2	Data2 Parallel / NC Serial
6	INS	Stick detect (connected to VSS)
7	DATA3	Data3 Parallel / NC Serial
8	SCLK	Clock signal
9	VCC	Vcc (2.7V - 3.6V)
10	VSS	Vss

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Cardreader**

Size: **HM42-CP**

Date: Friday, January 22, 2010


Rev: **SC**

Sheet: 36 of 72



Thermal Get define

- Sensor0 => CPU
Sensor1=> system temp (thermal DPX1)
Sensor2=> HW T8 shut down(thermal DPX2)
Sensor3=> unused(thermal DPX3)
Sensor4=> MCH
Sensor5=> PCH
Sensor6=> Adpater Current
Sensor7=>dGPU
Sensor8=>Battery Thermal
Sensor9=>Battery Current







Therm_set voltage = $[49.9\text{K} / (21\text{K} + 49.9\text{K})] \times 5 = 3.519 \text{ V}$

$$\text{THERM_SET} = [(T_{\text{set}} - 72) \times 0.02 + 0.34] \times V_{\text{CC}}$$



T set = 90 degree

therm_set is 3.5V => $[(90-72) \times 0.02 + 0.34] \times 5 = 3.5\text{V}$

```
DXP1: System Sensor
DXP2: H/W Setting(T8)
DXP3: do not use
```

1123 -S
TPAD14-GP TPe

Cover Up Switch




Value	PN
10K	63.10334.1DL
8.2K	63.82234.1DL
6.98K	64.69815.6DL
4.7K	63.47234.1DL
3K	64.30015.6DL
2K	64.20015.6DL
1K	63.10234.1DL



1021 -SB
base on FAE Kevin discuss with KBC

close to SPI ROM



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BIOS


Size	Document Number
------	-----------------

HM42-CP




ev

Date: Friday, January 22, 2010

Sheet 41 of 72



Eng stuff 20.K0498.006 Pin 1 ->right side
PD change to 20.K0373.006 pin 1 ->left side
so net mirror Vertically



Discrete N11M

LED

Power LED (Blue)

S3 LED (Orange)

BAT Full LED (Blue)

Charge LED (Orange)

1208 -SC



for factory test

For 2010 Acer Project, WLAN and 3G LED control by KBC


1208 -SC

1123 -SC



1208 -SC



Q10, Q19, Q20, Q21, Q22 1st stuff 84.00143.I1K
84.00143.I1K is 84.00143.G1K cost down version



1202 -SC



84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

0111 -1
Eng stuff 20.K0491.010 Pin 1 -> right side
PD change to 20.K0228.010 Pin 1 -> right side
do not swap net

Pin 1	5V_S5	
Pin 2	FRONT_PWRLED#_56_R	AC IN
Pin 3	5V_S0	
Pin 4	MEDIA_LED#_R	HDD
Pin 5	3G_LED#_R	3G
Pin 6	3D3V_S0	
Pin 7	WLAN_LED#_R	WLAN
Pin 8	KBC_PWRBTN#_1	Power button
Pin 9	FRONT_PWRLED#_Q	Power LED
Pin 10	GND	

	WLAN_LED_OFF#	WLAN_TEST_LED	WWAN_LED
WLAN ON Always on	L	H	L
WLAN ON (flash)	H	L	L
WWAN_ON	L	L	H
WLAN ON WWAN_ON	L	L	H

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Size Document Number
Date: Friday, January 22, 2010 Sheet 44 of 72

LED&POWERBD CONN

HM42-CP

Rev SC

Run Power

3D3V_AUX_S5


*Del Aux Power schematic,
it is not necessary for reservation*

1008 -SA





1014 -SA

1009 -SA

SB 0810



1202 -SC



PM_SLP_S3#	1D5V_S0_DDR	1D5V_S0_PWRGD	0D75_S0
0	0	0	0
1	1	1	1

UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **RUN POWER and 3D3V AUX S5**


Size: Document Number **HM42-CP** Rev **SC**

Date: Friday, January 22, 2010 Sheet 45 of 72


ISL62883 VCC_CORE




Adapter




TPS51123 5V/3D3V




RT9025 1D5V




RT8209B 1D05V




RT9026 0D75V_S0



RT9025 1D8V



Charger BQ24745



Discrete N11M

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size

Document Number


Rev

HM42-CP

SC


Date: Friday, January 22, 2010

Sheet 46 of 72




1130 -SC
Broadlizer Cap power team testing fail,
Del TC5 for co-layout


330uF, 2.5V
ESR: 9mohm
Iripple: 3A



330uF, 2.5V
ESR: 9mohm
Iripple: 3A



RT8209E for 1D5V






Discrete N11M

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RT8209B 1D5V			
Size	Document Number		Rev
	HM42-CP		SC
Date:	Friday, January 22, 2010	Sheet 50 of 72	




becasue of 1.05V_S0 and 1.05V_VTT combin together
use PM_SLP_S3# Enable 1.05V power




RT9025 for 1D8V_S0

20090915




RT9026 for 0D75V_S0




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		RT9025 1D8V/RT9026 0D75	
Size	Document Number	Rev	SC
Date: Friday, January 22, 2010		Sheet 52	of 72



RT8208A for VGA



RT8208A		RT8208B		Output Voltage Equation
G0	G1	G0	G1	
0	0	1	1	$V_{OUT} = \frac{R1+R2}{R2} \times 0.75$
1	0	0	1	$V_{OUT} = \frac{R1+(R2/R3)}{(R2/R3)} \times 0.75$
0	1	1	0	$V_{OUT} = \frac{R1+(R2/R4)}{(R2/R4)} \times 0.75$
1	1	0	0	$V_{OUT} = \frac{R1+(R2/R3/R4)}{(R2/R3/R4)} \times 0.75$




Table 1. Performance Modes

Mode	Product (s)	NVCLK (MHz)	MCLK (MHz) DDR3	NVVD
Performance (P0)	N11P-GE1	575	790	1.03 V
Performance (P0)	N11P-LP1	475	700	0.85 V
Balanced (P8)	N11P-GE1, N11P-LP1	405	324	0.85 V
Battery (P12)	N11P-GE1, N11P-LP1	135	135	0.80 V

Table 1. Performance Modes

Mode	Product (s)	NVCLK (MHz)	MCLK (MHz) DDR3	NVVD
Performance (P0)	N11M-OP1	625	790	1.03 V
Performance (P0)	N11M-OP2	525	700	0.86 V
Balanced (P8)	N11M-OP1, N11M-OP2	405	405	0.85 V

Table 1. Performance Modes

Mode	Product (s)	NVCLK (MHz)	MCLK (MHz) DDR3	NVVD
Performance (P0)	N11M-GE1	625	790	1.03 V
Performance (P0)	N11M-LP1	525	700	0.86 V
Balanced (P8)	N11M-GE1, N11M-LP1	405	405	0.85 V
Battery (P12)	N11M-GE1, N11M-LP1	135	135	0.85 V

N11P-GE1
For 40nm GPU the NVVD and GPIO5 (NVVD_ALTVO) /GPIO6 (NVVD_ALTIV1) relationship

GPIO6/NVVD_ALTIV1	GPIO5/NVVD_ALTVO	NVVD
0	0	0.8
0	1	0.85
1	0	0.95

N11M-GE1/N11M-OP1
For 40nm GPU the NVVD and GPIO5 (NVVD_ALTVO) /GPIO6 (NVVD_ALTIV1) relationship

GPIO6/NVVD_ALTIV1	GPIO5/NVVD_ALTVO	NVVD
0	1	0.85
1	0	1.03


cherry request 9 pcs Gap, because of space concern, only add 5pcs Cap.

UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

File: RT8209A VGA CORE
Size: Custom Document Number: HM42-CP
Date: Friday, January 22, 2010 Sheet 55 of 72

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



• Pin Definition:

1	GND	Batt-, Battery Negative Terminal
2	GND	Batt-, Battery Negative Terminal
3	SMD	SMBus data interface I/O pin
4	SMC	SMBus clock interface I/O pin
5	TH	Connect to Resistor to GND (10kΩ to GND)
6	BI	System present pin, low active
7	BATT+	Batt+, Battery Positive Terminal
8	BATT+	Batt+, Battery Positive Terminal

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number


HM42-CP

Rev

SC

Date: Friday, January 22, 2010

Sheet 57 of 72



Check test point

~~delete 3D3V_S0 test point~~



Test Point放在Dimm Door打開可量測處

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AFTE TP

Size

Document Number


HM42-CP


Rev

SC

Date: Friday, January 22, 2010



Sheet 59 of 72













- The GR128 package has three types of changes with regard to the FBVDD signal:
1. FBVDD signal has been removed to be FBVDD. There is no functional change as a result of this.
 2. Extra command bits (FBVDD, FBVDD) have been added and the FBVDD has been renamed to FBVDD. GR128 compatible design must ensure these new bits and they should be left floating.
 3. The ordering of the FBVDD has been changed. Using Command Mode Mapping 1 completes for this name change to allow compatibility with GR128 design that use Mode C Single Rank.


Table 4 shows the mapping of signal names between GR128 Mode C Single Rank and GR128 Mode E. This table is for background information only. No changes are required to support GR128 Mode C Single Rank and GR128 Mode E on the same design.




Discrete N11M

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
N11P(3/6) DAC			
Size	Document Number		Rev
A3	HM42-CP		SC
Date: Friday, January 22, 2010		Sheet 64	of 72







DDR3





SAMSUNG: 72.41164.H0U(Use OEM PN:VR.1GB0B.006)
HYNIX: 72.51G63.C0U(Use OEM PN: VR.1GB0G.004)



DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U



HM42-CP

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VRAM(2/4)

Size	A3
------	----

Document Number



HM42-CP

Date: Friday, January 22, 2010


Sheet 69

Rev	SC
-----	----

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U




HM42-CP

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
VRAM(3/4)			
Size A3	Document Number		Rev SC
HM42-CP			
Date: Friday, January 22, 2010	Sheet	70 of	72

DDR3



SAMSUNG: 72.41164.H0U

HYNIX: 72.51G63.C0U



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			VRAM(4/4)
Size	Document Number	Rev	
A3	HM42-CP	SC	
Date:	Friday, January 22, 2010	Sheet	71 of 72

3) Samsung VRAM FBRAM1~8 PN:VR.1GB0B.006

Hynix VRAM FBRAM1~8 PN:VR.1GB0G.004

4) VGA 1 N11P-GE1 A3->71.0N11P.G0U,
N11M-GE1-B -A3 -> 71.0N11M.E0U
N11M-OP1 ->

6) VGA 1 N11P-GE1-> R53 49.9K(64.49925.6DL)
N11M-GE1 -> R53 32.4K(64.32425.6DL)

7) R26 stuff Hynix VRAM : 15K(64.15025.6DL)
Samsung VRAM : 20K(64.20025.6DL)

8) R45 stuff N11M use 60.4 ohm (64.32425.6DL)
N11P use 40.2 ohm (64.40R25.6DL)
9) Muxless SKU stuff R181 2.37K (64.23715.6DL)
UMA SKU Stuff R181 2.4K (64.24015.6DL)
10) N11M OP1 ->R392 15K(64.15025.6DL)
N11M GE1 ->R392 30K(64.30025.6DL)

Mini Card 2nd and 3rd source PN confirm

Card Reader 2nd source confrim

[ECR]

Date	released by	ECR Number
11/22	Anita	R1001240

[Old]

PCH1 PN : 71.0IBEX.A0U

[New]

PCH1 PN : 71.0HM55.00U(KI.G5501.002)

[lab -SB]

2nd -> UMA (S01G)

1st -> Diserete N11P Hynix(S02G)
1st +3rd -> Diserete N11M Hynix(S03G)
2nd +4th -> Diserete N11M Samsung(S04G)
1st -> Diserete N11P Samsung (S05G)
2nd -> N11M Hynix_support Optimus (S06G)

[Eng -SC]

2nd -> UMA Non 3G (55.4GY01.S07G)

1st -> Diserete N11P Hynix_3G(55.4GZ01.S03G)
1st +3rd -> Diserete N11M Hynix_3G(55.4GY01.S09G)
2nd +4th -> Diserete N11M Samsung_Non 3G(55.4GZ01.S02G)
1st + 5th -> Diserete N11P Samsung _3G(55.4GY01.S10G)
1st +3 rd -> UMA Non 3G Non HDMI (55.4GW01.S01G)

[PD -1]

UMA 3G (55.4GY01.M01G)

Diserete N11P Hynix_3G(55.4GY01.M02G) => 1st

Diserete N11P Hynix_Non 3G(55.4GY01.M03G) => 2nd

UMA Non 3G (55.4GY01.M04G)

Diserete N11M Hynix_3G(55.4GY01.M05G)

Diserete N11P Samsung _3G(55.4GY01.M06G) =>1 st

Diserete N11M Samsung_Non 3G(55.4GY01.M07G)

[PD action]

qual TPCN1 2nd source(20.K0296.006)

qual KB1 2nd source(20.K0382.026)

qual HDMI 2nd and 3rd

qual ODD1 3rd source(62.10065.E01)

qual PWRCN1 2nd and 3rd

qual RTC1 4th source

qual BT1 2nd and 3 source

qual U51 and U15 2nd source

qual TC13 2nd source(77.21571.111)

qual U32 2nd source

Qual HS1,HS2 2nd: 34.4B417.401

UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Modify History			
Size	Document Number	Rev	SC
Date: Friday, January 22, 2010	HM42-CP	Sheet 72 of 72	