



GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart






CPU_CLK select




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus




CLK Enable



Quanta Computer Inc.
PROJECT : ZQ9


Size	Document Number	Rev
	Clock Generator	1A
Date:	Tuesday, June 22, 2010	Sheet 3 of 45

AUBURNDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)



Layout Note: Place these resistors near Processor

Thermaltrip protect




Quanta Computer Inc.

PROJECT : ZQ9

Size	Document Number AUBURNDA 1/4	Rev 1A
Date: Tuesday, June 22, 2010	Sheet 4 of 45	

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)

**Quanta Computer Inc.**

PROJECT : ZQ9

Size	Document Number AUBURND 2/4	Rev 1A
Date:	Tuesday, June 22, 2010	Sheet 5 of 45


CPU Core Power

U22F

5/27 cost down

ARD:48A
CFD:52A

+VCC CORE




Clarksfield/Auburndale

AUBURNDAL/CLARKSFIELD PROCESSOR (POWER)

VTT Rail Values are
Auburndale VTT=1.05V
Clarksfield VTT=1.1V

18A

5/27 cost down





CPU CORE SUPPLY

POWER

CPU VIDS

SENSE LINES



AUBURNDAL/CLARKSFIELD PROCESSOR (GRAPHICS POWER)

+VGFX_AVG

22A

5/27 Post down

5/27 Post down

+1.05V

5/27 cost down

5/27 cost down

5/27 cost down

5/27 cost down

5/27 cost down

5/27 cost down

5/27 cost down

5/27 cost down

5/27 cost down


5/27 cost down

5/27 cost down

5/27 cost down

5/27 cost down

5/27 cost down



GRAPHICS

POWER

FBI

PG & DWI

SENSE LINES

DDR3 - 1.5V RAILS

1.1V

1.8V

1.05V



1.05V

1.05V

1.05V


1.05V

1.05V

H_VID0 : Max 1.4V
LFM_VID : Min 0.65V

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)




Processor Strapping


	1	0	DEFAULT	
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	1	CFG0 R128 $\sim$ 3.01K NC
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	1	CFG3 R125 $\sim$ 3.01K/F 4
CFG4 (Embedded Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port	1	CFG4 R127 $\sim$ 3.01K
T h b e f f e t				CFG7 R126 $\sim$ 3.01K/F 4

AC-coupling CAP place close to PCH

IBEX PEAK-M (LVDS, DDI)




System PWR_OK




Quanta Computer Inc.
PROJECT : ZQ9

Size	Document Number IBEX PEAK-M 1/6	Rev 1A
Date:	Tuesday, June 22, 2010	Sheet 8 of 45



RTC Circuitry



HDA Bus




PCH SPI



PCH Strap Pin Configuration Table-1

INTVRMEN	Integrated 1.05V VRM Enable / Disable	1 = Integrated VRM is enabled 0 = Integrated VRM is disabled	+VCCRTC  R489  330K 6 PCH INVRMEN
SPI_MOSI	TPM Functionality Disable	1 = Enabled 0 = Disable	+3V  RS40  *1K 4 SPI_SI_R
SPKR	Reboot option at power-up	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot mode with TCO Disabled	+3V  RS32  *1K/4 4SPKR
HDA_DOCK# #IGPIO33	Flash Descriptor Security Override	0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled.	PCH_GPIO33  R164  *1K/4 4  R165  *10K 4 +3V
GNT0#, GNT1#	Boot BIOS Strap	(0.0) = LPC (0.1) = Reserved NAND (1.0) = PCI (1.1) = SPI	<10> PCH_GNT0#  R129  *1K 4 <10> PCH_GNT1#  R122  *1K 4  R123  *1K 4  R131  *1K 4 +3V
GNT2#/ GPIO53	ESI Strap (Server Only)	ESI compatible mode is for server platforms only	<10> PWM_SELECT  R158  *1K/4 4
GNT3#/ GPIO55	Top-Block Swap Override	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)	<10> PCH_GNT3#  R421  *10K/4 4
NV_ALE	Intel® Anti-Theft Technology HDD Data Protection (Intel AT-d) Enable	1 = Enabled 0 = Disabled (Default)	<10> NV_ALE  R202  *1K/4 4 +1.8V
NV_CLE	DMI Termination Voltage	DMI termination voltage. Weak internal pull-up. Do not pull low.	<10> NV_CLE  R206  *1K/4 4 +1.8V
GPIO8	Reserved	This signal has a weak internal pull up. NOTE: This signal should not be pulled low!>	SV_GPIO8  R204  10K 4 +3V_SS  R203  *1K 4
GPIO15	Reserved	0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality	<11> CR_WAKE#  R244  1K 4 +3V_SS
GPIO27	On-Die PLL Voltage Regulator <internal weak pull-up>	0 = Disables the VccVRM. 1 = Enables the internal VccVRM to have a clean supply for analog rails.	<11> PCH_GPIO27  R221  *10K 4




IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)




GPU_RST#


5/18 change for discrete only



GPIO Pull-up/Pull-down



SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------







5/18 separate for 14" & 15"

BOARD_ID0	High = 15"
	Low = 14"
RSV_GPIO8	High = Disable
	Low = Enable





Quanta Computer Inc.
PROJECT : ZQ9


IBEX PEAK-M (POWER)




IBEX PEAK-M (GND)



GPU_1(VGA)



0518 SWAP PCIE for VGA side



<10> CLK_PCIE_VGA  AB35
<10> CLK_PCIE_VGA#  AA36

For Broadway, Madison and Park
the PWRGOOD ball must be connected to ground

 R52  EV@10K 4

<11> GPU_RST#  AA30

U15A

CLOCK
PCIE_REFCLKP
PCIE_REFCLKN

NC#1
NC#2
PWRGOOD


PERSTB

EV@Park_M2

PCI
EXPRESS
INTERFACE

CALIBRATION
PCIE_CALRP
PCIE_CALRN

0518 SWAP PCIE for VGA side



Y30 R72 EV@1.27K/F 4
Y29 R74 EV@2K/F 4

+1.0V

For M97, Broadway, Madison and Park PCIE_VDDC is 1.0V

Madison AJ007720T02

Park AJ077400T08



Quanta Computer Inc.
PROJECT : ZQ9

Size	Document Number	Rev
	Madison/Park M2-PCIE I/F	1A
Date:	Tuesday, June 22, 2010	Sheet 16 of 45

GPU_2(VGA)

GPU Power-on sequence

- 1 => MAINON
- 2 => +VGPU_CORE
- 3 => +1V
- 4 => +1.5V_GPU
- 5 => +1.8V_GPU
- 6 => GPU_RST#

1.8V GPIO

NC on Park

<21> RAM_STRAP0
<21> RAM_STRAP1
<21> RAM_STRAP2

NC on Park

+3V_D

EV@10K_4

EV@10K_4

AK28

AJ26

3.3V GPIO

+3V_D

EV@10K_4

EV@10K_4

AK28

AJ26

EV@10K_4

EV@10K_4

AK28

AJ26

EV@10K_4

EV@10K_4

AK28

AJ26

EV@10K_4

EV@10K_4

AK28

AJ26

EV@10K_4

EV@10K_4

AK28

AJ26

EV@10K_4

EV@10K_4

AK28

AJ26

EV@10K_4

EV@10K_4

AK28

AJ26

EV@10K_4

EV@10K_4

AK28

AJ26

EV@10K_4

EV@10K_4

AK28

AJ26

EV@10K_4

EV@10K_4

AK28

AJ26

EV@10K_4

EV@10K_4

AK28

AJ26

EV@10K_4

EV@10K_4

AK28

AJ26

U15B

MUT1 GFX

DVPNTL_MVP_0

DVPNTL_MVP_1

DVPNTL_0

DVPNTL_1

DVPNTL_2

DVPNTL_3

DVPDATA_0

DVPDATA_1

DVPDATA_2

DVPDATA_3

DVPDATA_4

DVPDATA_5

DVPDATA_6

DVPDATA_7

DVPDATA_8

DVPDATA_9

DVPDATA_10

DVPDATA_11

DVPDATA_12

DVPDATA_13

DVPDATA_14

DVPDATA_15

DVPDATA_16

DVPDATA_17

DVPDATA_18

DVPDATA_19

DVPDATA_20

DVPDATA_21

DVPDATA_22

DVPDATA_23

DVPDATA_24

DVPDATA_25

DVPDATA_26

DVPDATA_27

DVPDATA_28

DVPDATA_29

DVPDATA_30

DVPDATA_31

DVPDATA_32

DVPDATA_33

DVPDATA_34

DVPDATA_35

DVPDATA_36

DVPDATA_37

DVPDATA_38

DVPDATA_39

DVPDATA_40

DVPDATA_41

DVPDATA_42

DVPDATA_43

DVPDATA_44

DVPDATA_45

DVPDATA_46

DVPDATA_47

DVPDATA_48

DVPDATA_49

DVPDATA_50

DVPDATA_51

DVPDATA_52

DVPDATA_53

DVPDATA_54

DVPDATA_55

DVPDATA_56

DVPDATA_57

DVPDATA_58

DVPDATA_59

DVPDATA_60

DVPDATA_61

DVPDATA_62

DVPDATA_63

DVPDATA_64

DVPDATA_65

DVPDATA_66

DVPDATA_67

DVPDATA_68

DVPDATA_69

DVPDATA_70

DVPDATA_71

DVPDATA_72

DVPDATA_73

DVPDATA_74

DVPDATA_75

DVPDATA_76

DVPDATA_77

DVPDATA_78

DVPDATA_79

DVPDATA_80

U15G

LVD8 CONTROL

VARY_BL

DIGON

TXCLK_UP_DPF3P

TXCLK_UN_DPF3N

TXOUT_U0P_DPF2P

TXOUT_U0N_DPF2N

TXOUT_U1P_DPF1P

TXOUT_U1N_DPF1N

TXOUT_U2P_DPF0P

TXOUT_U2N_DPF0N

TXOUT_U3P

TXOUT_U3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N


TXOUT_L3P

TXOUT_L3N

TXCLK_LP_DPE3P

TXCLK_LN_DPE3N




TXOUT_L0P_DPE2P












































Place all these components very close to GPU

GPU_4(VGA)

For DDR3, MVDDQ = 1.5V (7.5A)



GPU all PWROK



PowerPlex control signal for Madison and Park only
If not used, can be disconnected.
PX_EN = LOW, turn on
output high '3.3V' will turn the regulators
OFF. An output low '0V' will turn the
regulators ON. PX_EN outputs low (0V)
by default.
If this signal is unused, it can be NC (not
connected) or connected to GND.

Pin AL21 to Ground for Broadway

Pin AL21 to Ground for Broadway

Pin AL21 to Ground for Broadway

Pin AL21 to Ground for Broadway


Pin AL21 to Ground for Broadway

Pin AL21 to Ground for Broadway


Pin AL21 to Ground for Broadway

Pin AL21 to Ground for Broadway

GPU_5(VGA)



PIN STRAPS(VGA)



Size of the primary memory apertures	GPIO[13:11]
128 MB	000
256MB	001
64 MB	010
32 MB	011
More than 512 MB	Not Supported

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0	
ROMIDCFG[2:0]	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	001	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	


EEPROM(VGA) 5/17 delete EEPROM

DDR3 Memory Aperture size(GPU)


Thermal Sensor(VGA)

Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16



DDR3 Memory size					
Vendor	Vendor P/N	STN B/S P/N	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix			1	1	0
	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	1	0	0
	H5TQ2G63BFR-12C	AKD5MGGTW03 (128M*16)	1	0	1
Samsung					
	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500 (128m*16)	0	0	1
AMD					
	23EY2387MA12-SZ	AKD5LGGT700	0	1	0




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.



Quanta Computer Inc.
PROJECT : ZQ9

Size	Document Number	Rev
	Strip/Thermal	1A
Date:	Tuesday, June 22, 2010	Sheet 21 of 45

Park, M92M Use Channel B Memory Interface Only



<>	INT_CRT_RED	INT CRT RED	R84	IV@0.4 2R	VGA GRN
<>	INT_CRT_GRN	INT CRT GRN	R93	IV@0.4 2R	VGA GRN
<>	INT_CRT_BLU	INT CRT BLU	R94	IV@0.4 2R	VGA BLU
<>	INT_VSYNC	INT VSYNC	R71	IV@0.4 2R	VSYNC
<>	INT_HSYNC	INT HSYNC	3	2	HSYNC
<>	INT_CRT_DDCDAT	INT CRT DDCDAT	R98	IV@0.4 2R	CRTDDATA
<>	INT_CRT_DDCCLK	INT CRT DDCCLK	1	3	CRTDCLK
<17>	EV_CRT_BLU	EV CRT BLU	R391	EV@0.4 VGA	BLU
<17>	EV_CRT_GRN	EV CRT GRN	R397	EV@0.4 VGA	GRN
<17>	EV_CRT_RED	EV CRT RED	R395	EV@0.4 VGA	RED
<17.21>	EV_HSYNC	EV HSYNC	R915	EV@0.4 2R	HSYNC
<17.21>	EV_VSYNC	EV VSYNC	3	2	VSYNC
<17>	EV_CRTDCLK	EV CRTDCLK	R916	EV@0.4 2R	CRTDCLK
<17>	EV_CRTDDATA	EV CRTDDATA	3	2	CRTDDATA

[illegible]

Figure 10 shows the LVDS signal connections for the EV00 4P2R. The diagram is organized into several sections, each representing a different signal pair. Each section shows the signal names on the left, a connector symbol in the middle, and the corresponding pin numbers on the EV00 4P2R connector on the right.

- EV_LVDS_D0CCLK** and **EV_LVDS_D0CCLK+** connect to pins 1 and 2.
- EV_LVDS_D0CCLK** and **EV_LVDS_D0CCLK+** connect to pins 3 and 4.
- EV_LVDS_D0CCLK** and **EV_LVDS_D0CCLK+** connect to pins 1 and 2.
- EV_LVDS_D0CCLK** and **EV_LVDS_D0CCLK+** connect to pins 3 and 4.
- EV_LVDS_VDDEN** and **EV_LVDS_VDDEN** connect to pins 1 and 2.
- EV_LVDS_VDDEN** and **EV_LVDS_VDDEN** connect to pins 3 and 4.
- EV_LVDS_B0LN** and **EV_LVDS_B0LN** connect to pins 1 and 2.
- EV_LVDS_B0LN** and **EV_LVDS_B0LN** connect to pins 3 and 4.
- INT_LVDS_EDIDCLK** and **INT_LVDS_EDIDCLK** connect to pins 1 and 2.
- INT_LVDS_EDIDCLK** and **INT_LVDS_EDIDCLK** connect to pins 3 and 4.
- INT_LVDS_EDIDDATA** and **INT_LVDS_EDIDDATA** connect to pins 1 and 2.
- INT_LVDS_EDIDDATA** and **INT_LVDS_EDIDDATA** connect to pins 3 and 4.
- INT_LVDS_DIGON** and **INT_LVDS_DIGON** connect to pins 1 and 2.
- INT_LVDS_DIGON** and **INT_LVDS_DIGON** connect to pins 3 and 4.
- INT_LVDS_B0LN** and **INT_LVDS_B0LN** connect to pins 1 and 2.
- INT_LVDS_B0LN** and **INT_LVDS_B0LN** connect to pins 3 and 4.
- EV_TXLCKOUT** and **EV_TXLCKOUT+** connect to pins 1 and 2.
- EV_TXLCKOUT** and **EV_TXLCKOUT+** connect to pins 3 and 4.
- EV_TXLOUT0** and **EV_TXLOUT0+** connect to pins 1 and 2.
- EV_TXLOUT0** and **EV_TXLOUT0+** connect to pins 3 and 4.
- EV_TXLOUT1** and **EV_TXLOUT1+** connect to pins 1 and 2.
- EV_TXLOUT1** and **EV_TXLOUT1+** connect to pins 3 and 4.
- EV_TXLOUT2** and **EV_TXLOUT2+** connect to pins 1 and 2.
- EV_TXLOUT2** and **EV_TXLOUT2+** connect to pins 3 and 4.
- INT_TXLCKOUT+** and **INT_TXLCKOUT+** connect to pins 1 and 2.
- INT_TXLCKOUT+** and **INT_TXLCKOUT+** connect to pins 3 and 4.
- INT_TXLOUT0** and **INT_TXLOUT0+** connect to pins 1 and 2.
- INT_TXLOUT0** and **INT_TXLOUT0+** connect to pins 3 and 4.
- INT_TXLOUT1** and **INT_TXLOUT1+** connect to pins 1 and 2.
- INT_TXLOUT1** and **INT_TXLOUT1+** connect to pins 3 and 4.
- INT_TXLOUT2** and **INT_TXLOUT2+** connect to pins 1 and 2.
- INT_TXLOUT2** and **INT_TXLOUT2+** connect to pins 3 and 4.
- <S> CONTRAST** and **EV_LVDS_BRIGHT** connect to pins 1 and 2.
- <S> CONTRAST** and **EV_LVDS_BRIGHT** connect to pins 3 and 4.
- INT_LVDS_BRIGHT** and **INT_LVDS_BRIGHT** connect to pins 1 and 2.
- INT_LVDS_BRIGHT** and **INT_LVDS_BRIGHT** connect to pins 3 and 4.

[illegible]

<10> USBP8+
<10> USBP8-

R2 *0.4

L1

2 1
3 4

RFCMF1632100M3T/200mA/90ohm

R3 *0.4

USBP8+ R
USBP8- R

3VPCIU

C491 0.1uF10V 4 X7R

PT3661-BB AL003661003
EM-6781-T3 AL006781000

HE1 PT3661-BB


D13 VPORT_6

LUD591#


[illegible]

I@ HDMI LEVEL SHIFTER


IV@
EV@



SW@HDMI-detect




I2C




AC-coupling CAP place close to HDMI-connector

Switchable Graphic HDMI source


From GPU




EMI




HDMI connector




Giga-LAN BCM57780



LAN POWER



EEPROM





EEPROM Strapping

EEPROM Type	EECLK	EEDATA
24LC02	1	1
Internal	1	0

A version Still mount the EEPROM




TRANSFORMER



MINI-CARD WLAN(MPC)

+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

Debug




Debug


USB_Wifi+ R575 0.4 USBP13+ <10.33>
USB_Wifi- R576 0.4 USBP13- <10.33>

MAIN SATA HDD


5/13 update the P/N and F/P



EE RETURN-PATH CAPACITORS



ODD (SATA)



5/26 change the footprint



Quanta Computer Inc.
PROJECT : ZQ9


Size	Document Number	Rev
	SATA-HDD/ODD/USB-ESATA	1A

Date: Tuesday, June 22, 2010 Sheet 28 of 45


MUTE(AMP)




MIC



Internal Speaker



HP/SPDIF



Quanta Computer Inc.


PROJECT : ZQ9

Size	Document Number	Rev
	AMP /AUDIO JACK CONN	1A


Date: Tuesday, June 22, 2010 Sheet 30 of 45

2 IN 1 CARD READER (SD/MMC)

```
Clock input selection
'1' for 48MHz input [Default,Internal PU]
'0' for 12MHz input
```



Main	DFHS11FR011
Second	DFHS11FR033




Close to CN14 pin 14 & pin23
4.7u CAP close to pin23

```
5/10 change Card Redaer conn
footpirnt sdcard-sdsn09-08-xa-11p-smt
```



Close to connector




PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number AU6433 CardReader	Rev 1A
Date:	Tuesday, June 22, 2010	Sheet 31 of 43


LED

5/13 Delete CAP & NUM LED


Power LED




HDD




POWER



Battery



WIFI LED



Quanta Computer Inc.


PROJECT : ZQ9

Size	Document Number	Rev 1A
------	-----------------	-----------

POWER/MMB/LAUNCH/LED


Date: Tuesday, June 22, 2010 Sheet 32 of 45

USB




BLUETOOTH CONNECTOR for 2.0



6/18 add



BLUETOOTH CONNECTOR for 3.0



USB/B



5/11 update the footprint





Quanta Computer Inc.


PROJECT : ZQ9

Size	Document Number	Rev
	USB/ BT	1A
Date:	Tuesday, June 22, 2010	Sheet 33 of 45


K/B





HOLE




CPU FAN



TOUCHPAD & Switch CONN.




EC(KBC)




I/O ADDRESS SETTING(KBC)


SHBM=0: Enable shared memory with host BIOS



SM BUS PU(KBC)




SPI FLASH(KBC)




1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

HWPG(KBC)





POWER-ON Switch(KBC)



INTERNAL KEYBOARD STRIP SET(KBC)









OCP: 6.5A
L(ripple current)
= (9-5) * 5 / (2.2u*0.4M*9) = 2.525A
Iocp = 6.5 - (2.525/2) = 5.24A
Vth = 5.24A * 14.2mOhm = 0.074V
R(Ilim) = (0.07437V * 10) / 5uA = 148.74K
Ipeak(choke) = 10.687A

OCP: 9A
L(ripple current)
= (9-3.3) * 3.3 / (2.2u*0.5M*9) = 1.9A
Iocp = 9 - (1.9/2) = 8.05A
Vth = 8.05A * 14.2mOhm = 114.31mV
R(Ilim) = (114.31mV * 10) / 5uA = 228.62K
Ipeak(choke) = 11.479A



[PWM]



$$TON = 3.85p \cdot RTON \cdot Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin \cdot TON)$$

$$TON = 3.85p \cdot 1M \cdot 1 / (Vin - 0.5)$$


$$Frequency = 1 / (0.0036767) = 272K$$

AOL1718 $R_{dson} = 3 \sim 4.3m\Omega$

$$L(ripple\ current) = (19 - 1.05) \cdot 1.05 / (0.56u \cdot 272k \cdot 19) \sim 6.512A$$

$$RILIM = 2.15m\Omega \cdot 23 - 3.256 / 20uA = 2.122K\Omega$$


$$I(choke)_{peak} = 29.512A$$




Quanta Computer Inc.
PROJECT : ZQ9


Size	Document Number	Rev
	+VTT (UP6111A)	1A
Date:	Tuesday, June 22, 2010	Sheet 39 of 9


5	4	3	2	1
---	---	---	---	---




	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF







Thermal protection



For EC control thermal protection (output 3.3V)

