

ZQ5 SYSTEM BLOCK DIAGRAM

BOM MARK
IV@: INT VGA
EV@: STUFF FOR EXT VGA
SP@: STUFF FOR UMA or VGA

REV:B

DDR3 PWR TPS51116 P40	CHARGER ISL88731A P36
THERMAL PROTECTION P44	3/5V SYS PWR RT8206 P37
DISCHARGER P42	CPU CORE PWR ISL6266A P39
VGA CORE MAX8792 P41	+1.05V UP6111A P38

CLOCK GENERATOR
ICS:
SELGO: SLG8SP513VTR P2

X'TAL
14.318MHz

Penryn 478
uFCPGA P3, P4

Thermal Sensor
(G780P81U) P3

Fan Driver
(G991) P25

DDRIII
SO-DIMM 0
SO-DIMM 1 P16,P17

NB Cantiga
(GM45/ PM45/ GL40)
P5, P6, P7, P8, P9, P10, P11

ATI-Park
VRAM DDRIII
512MB P18-P23

SWITCH CIRCUIT P25

HDMI switch (PS8101T) P25

CRT P24

LVDS P24

HDMI P25

HDD (SATA) *1 P26

ODD (SATA) P26

Ext USB Port x 2
USB 0,2 P27

Int USB Port x 1
USB 6 P27

Bluetooth
USB3 P27

CCD
USB11 P24

SB ICH9M
P12,P13,P14,P15

PCI-Express

PCI-E-4

Mini Card WLAN P27

Audio CODEC (272) P28

Audio Amplifier G1453L P28

MIC Jack P29

Int. MIC P29

Int. Speaker P29

EC (WPC781) P33

SPI ROM P33

Touch Pad P26

K/B COON. P33

Media Cardreader (AU6437) P30

Card Reader Connector P32


Giga-LAN BCM57780 P30

Transformer P31


RJ45 P31

Clock Generator(CLK)

02



5/7 Modfiy



5/5 Add

For EMI



SEL2 SEL1 SEL0 Frequency select


FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	Reserved		

Default


5/5 modify

	ICS9LRS3165BKLFT (ALPRS365000)	RTM875T-606 (AL000875000)	PULL HIGH	PULL DOWN
Pin 11	PCI2/TME	PCI2/TME internal PD	NO OVERCLOCKING (default)	NORMAL RUN
Pin 12	PCI-3	PCI-3/SRC5_EN internal PD	PIN37/38 IS SRC5	PIN37/38 IS SRC5 (default)
Pin 13	PCI-4/27M_SEL	PCI-4/27M_SEL internal PD	PIN 17/18 IS 27MHz	PIN 17/18 IS SRC/DOT (default)
Pin 14	PCIF-5/ITP_EN	PCIF-5/ITP_EN internal PD	PIN 46/47 IS CPUITP	PIN 46/47 IS SRC8 (default)

Clock Gen I2C




<MAIN>:ICS9LRS3165BKLFT QCI:ALPRS365000
<SECOND>:SLG8SP513VTR QCI:AL8SP513000
<SECOND>:RTM875N-606-VD-GRT QCI:AL000875000



From GMCH


From Deisceret




5/22 modify

PROJECT : ZQ5
Quanta Computer Inc.


Size	Document Number	Rev 1A
Date	CLOCK GENERATOR	
Monday, July 12, 2010	Sheet 2 of 43	



Thermal Trip




Processor hot




CPU 1/2

CPU Thermal monitor




XDP PU/PD



PROJECT : ZQ5
Quanta Computer Inc.





Size	Document Number	Rev
	CPU Host Bus	1A
Date:	Monday, July 12, 2010	Sheet 3 of 43



GMCH (CANTIGA)

05

	QCI P/N
Intel Cantiga (G)M	AJSLB940T04
Intel Cantiga (P)M	AJSLB970T06
Intel Cantiga (G)L A1	AJSLGGM0T04











PROJECT : ZQ5
Quanta Computer Inc.


Size	Document Number	Rev
	GMCH HOST	1A
Date:	Monday, July 12, 2010	Sheet 5 of 43

Strap table


Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000= FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present



07



16 M_A_DQ[63:0]



DDR SYSTEM MEMORY A

CANTIGA_PM





SA_BS_0
SA_BS_1
SA_BS_2

SA_RAS#
SA_CAS#
SA_WE#


SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14



17 M_B_DQ[63:0]



DDR SYSTEM MEMORY B

CANTIGA_PM





SB_BS_0
SB_BS_1
SB_BS_2

SB_RAS#
SB_CAS#
SB_WE#

SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7

SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7

SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14



Power consumption reference to Intel
644135 Cantiga chipset EDS Volume1.
Section 10


GM TDP 10.5~12W

GS TDP 7~8W

PM TDP 7W


Intel check list(Rev 0.8)
No description for VCC_SM bulk CAP
Intel CRB(Rev 0.7)
330U*1 Reserve near to power
330U*1 near to NB

Intel check list(Rev 0.8)
270U*1 near to power(+V1.05M).
270U*2 near to NB
Intel CRB(Rev 0.7)
270U*3 near to power(+V1.05M).
270U*1 near to NB
ESR=12m ohm



Power consumption reference to Intel
Cantiga chipset EDS Volumel. Section 10



IV@
EV@
SP@



External Graphics (GMCH Integrated Graphics Disable)	
VCCSYNCR_CRT	GND
VCCA_CRT_DAC	GND
VCCD_CRTVS	GND
VCC_FX_LVDS	GND
VCCA_LVDS	GND
VCCA_TVDDAC	GND
VCCD_QDAC	GND
VCCA_DAC_BG	GND
VCC_AKG	GND
VCC_AKG_NCTF	GND


Power Net Name	Cantiga (V)
VCC_AXG_#	1.05V
VCC_AXG_NCTF_#	
VCCA_PEG_BG	1.5V
VCCA_DPLLA	1.05V
VCCA_DPLLB	1.05V
VCCA_SM_#	1.05V
VCCA_HPLL	1.05V
VCCA_MPLL	1.05V
VCCA_SM_CK_#	1.05V
VCCA_PEG_PLL	1.05V
VCC_AXF_#	1.05V
VCCD_HPLL	1.05V
VCCD_PEG_PLL	1.05V








Weak integrated PD on the HDA SDOUT pin.



Pjt: BCBAT54CZ04
Ons: BCBAT54CZ70



PU/PD



ICH_TP3 ICH TP3 R370 *1K 4

HDA_SDOUT_R R440 *1K 4 +3V




PROJECT : ZQ5
Quanta Computer Inc.



Size	Document Number ICH9M HOST	Rev 1A
Date:	Monday, July 12, 2010	Sheet 12 of 43



South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD		
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	
			1	1	LPC(Default)	





South Bridge Strap Pin (3/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	PCSPK R216 *1K_4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R464 *1K_4


CLK Enable

	0	0	0	1
	0	0	1	0
	0	0	1	1
	0	1	0	0

PROJECT : ZQ5

Quanta Computer Inc.





Size	Document Number ICH9M GPIO	Rev 1A
Date:	Monday, July 12, 2010	Sheet 14 of 43



DDR3 (DDR)

STD H=4.0 MM	QCI P/N
LTK	DGMK4000004
FOX	DGMK4000117

16




PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 DIMM-0(H=5.2)	1A
Date:	Monday, July 12, 2010	Sheet 16 of 43

DDR3 (DDR)

STD H=8.0 MM	QCI P/N
LTK	DGMK4000097
FOX	DGMK4000130

17



Place these Caps near So-Dimm1.

5/6 Modfiy

7/05 Modfiy_del C538.






PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 DIMM-1(H=9.2)	1A
Date:	Monday, July 12, 2010	Sheet 17 of 43

GPU_1(VGA)

Modfiy it 5/4 Reversal PICE


18







Item	Quanta P/N
Park	AJ077400T08
Robson	AJ007740T02

For M97, Broadway, Madison and Park PCIE_VDDC is 1.0V

		PROJECT : ZQ5	
		Size	Rev 1A
Date: Monday, July 12, 2010	Document Number	Madison/Park M2-PCIE I/F	
Sheet 18	of 45		







PowerXpress control signal for Madsion and Park only
If not used, can be disconnected.
PX_EN = LOW, turn on
PX_EN = HIGH, turn off
PX_EN is used to turn ON/OFF some
regulators for PowerXpress mode. An
output high "3.3V" will turn the regulators
OFF. An output low "0V" will turn the
regulators ON. PX_EN outputs low (0V)
by default.
If this signal is unused, it can be NC (not
connected) or connected to ground.

Pin AL21 to Ground for Broadway


GPU Power-on sequence

- 1 => +3V_D
- 2 => +VGPU_CORE
- 3 => +1V
- 4 => +1.5V_GPU
- 5 => +1.8V_GPU
- 6 => dGPU_PWROK





PIN STRAPS(VGA)



ROM Table

Size of the primary memory apertures	CONFIG[2:0]
128 MB	000
256 MB	001
64 MB	010
32 MB	011

ROM Table

EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by dectec
1	0	DP only
1	1	Both DP & HDMI


CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

23

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	1	
ROMIDCFG(2:0)	GPIO[13:11]	Primary Memory Aperture size requested at PCI Configuration	001	table 3-35
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM(VGA)




Thermal Sensor(VGA)

5/6 modify


Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16



DDR3 Memory Aperture size(GPU)

DDR3 Memory Aperture size					
Vendor	Vendor P/N	STN B/S P/N	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix			1	1	0
	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	1	0	0
			1	0	1
Samsung					
	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500 (128M*16)	0	0	1




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

CHANNEL B: 512MB DDR3 (16*64M*4pcs)


24

20 VMB_DQ[63..0]
20 VMB_DM[7..0]
20 VMB_RDQS[7..0]
20 VMB_WDQS[7..0]


QSA[7..0]
QSA# [7..0]




BOT Down



TOP Down




TOP Up




BOT Up


Group-B0 VREF




Group-B1 VREF




MEM_B0 CLK




Group-B0 decoupling CAP



Group-B1 decoupling CAP




MEM_B1 CLK



Quanta Computer Inc.



PROJECT : ZQ5

IV@ --> iGPU only
EV@ --> dGPU only




SP@SN75DP139

- 1.Pin34 HPDINV for 8101T Stuff R32
- 2.Stuff R24
- 3.R25 change 3.9K (CS23902FB14)



To Discrete




From GMCH (iHDMI)


GMCH (iHDMI) Port	HDMI Port	Connection Label
19 HDMI_TX0P	RN36	EV@0_4P2R MB HDMI_TX0P
19 HDMI_TX0N	RN36	EV@0_4P2R MB HDMI_TX0N
19 HDMI_TX1N	RN34	EV@0_4P2R MB HDMI_TX1N
19 HDMI_TX1P	RN34	EV@0_4P2R MB HDMI_TX1P
19 HDMI_TX2N	RN35	EV@0_4P2R MB HDMI_TX2N
19 HDMI_TX2P	RN35	EV@0_4P2R MB HDMI_TX2P
19 HDMICLK-	RN33	EV@0_4P2R MB HDMICLK-
19 HDMICLK+	RN33	EV@0_4P2R MB HDMICLK+

Close to NB couple cap & PCIE RESARRAY



updatefootprint 4/19 ZQ2




SATA HDD(HDD)




SATA ODD(ODD)



FAN(THM)



TP CONN







PROJECT : ZQ5
Quanta Computer Inc.


Size	Document Number	Rev
	HDD/ODD/LED/SW/TP/FAN/MMB	1A
Date:	Monday, July 12, 2010	Sheet 27 of 43

MINI-CARD(MPC)


4/21 change footprint andy(ZYD) H=7.0





Bluetooth (BTM-3.0)



Bluetooth (BTM-2.1)




EXT. USB(USB)



INT. USB(USB)

update footprint 4/19 ZQ2




Item	QCI P/N
GMT	AL000547000
ROH	AL008015K00




PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number	Rev
	MINI/USB/BT/HOLE	1A
Date:	Monday, July 12, 2010	Sheet 28 of 43



MIC




Internal Speaker




HP/SPDIF






LAN POWER



EEPROM




EEPROM Strapping

EEPROM Type	EECLK	EEDATA
24LC02	1	1
Internal	1	0

TRANSFORMER


4/27 modify it

32




4/21 change Part number
DB0Z06LAN00 (follow Z08)

RJ45 Conn



For EMI



PROJECT : ZQ5
Quanta Computer Inc.


Size	Document Number	Rev
	LAN Transformer and RJ45	1A
Date:	Monday, July 12, 2010	Sheet 32 of 43

CARD READER Controller

33


2 IN 1 CARD READER (SD/MMC)

Clock input selection
'1' for 48MHz input [Default, Internal PU]
'0' for 12MHz input




5/10 modify

Main	DFHS11FR011
Second	DFHS11FR033




5/10 Del R40001
Close to CN14 pin 14 & pin23
4.7u CAP close to pin23






5/10 change Card Redaer conn
footprint sdcard-sdsn09-08-xa-11p-smt





Close to connector



(OTH)












5/21 Modify





5/25 Modify


5/21 Modify



7/08 Add for ME.

7/08 Modify for ESD issue.





SHBM=0: Enable shared memory with host BIOS

SHBM R289 10K 4

1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

SM BUS PU

Change pull-up resistor (R148 /R154) from 10K to 4.7Kohm



Modify on 4/19


SPI FLASH



1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

At 11/24 add		
Winbond	W25X16AVSSIG	AKE38FP0N01
MXIC	MX25L1605DM2I-12G	AKE38FP0Z00
AMIC	A25L016M-F	AKE38ZN0800


HWPG




SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	VGA Thermal
SM Bus 4	

POWER-ON Switch



POWER-ON PAD(UIF)



POWER-Smart Key(UIF)


DEL it 5/5




INTERNAL KEYBOARD STRIP SET




PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number WPCE81 & FLASH	Rev 1A
Date:	Monday, July 12, 2010	Sheet 35 of 43





[PWM]




$$\begin{aligned} \text{TON} &= 3.85\text{p} \cdot \text{RTON} \cdot \text{Vout} / (\text{Vin} - 0.5) \\ \text{Frequency} &= \text{Vout} / (\text{Vin} \cdot \text{TON}) \\ \text{TON} &= 3.85\text{p} \cdot 1\text{M} \cdot 1 / (\text{Vin} - 0.5) \\ \text{Frequency} &= 1 / (0.0036767) = 272\text{K} \end{aligned}$$

$$\begin{aligned} \text{L(ripple current)} &= (19 - 1.05) \cdot 1.05 / (1\text{u} \cdot 272\text{k} \cdot 19) \\ &\sim 3.647\text{A} \end{aligned}$$


$$\begin{aligned} \text{RILIM} &= 4.3\text{mohm} \cdot 20 - 1.823 / 20\text{uA} = 3.907\text{Kohm} \\ \text{I(choke)peak} &= 23.647\text{A} \end{aligned}$$


07/06 modify to short-pad.



PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number	Rev
	+1.05V (UP6111A)	1A
Date:	Monday, July 12, 2010	Sheet 38 of 43






	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF




PROJECT : ZQ5
Quanta Computer Inc.



Size	Document Number DDR 1.5V(TPS51116)	Rev 1A
Date:	Monday, July 12, 2010	Sheet 40 of 43






Frequency(PR220=200K) 300K

AMD Park VID Table		
GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.12V
1	0	1.05V
0	1	0.95V
1	1	0.9V






Size	Document Number VCCP 1.8V(UP6111A)	Rev 1A
Date:	Monday, July 12, 2010	Sheet 42 of 43



PROJECT : ZQ5 Quanta Computer Inc.

Size	Document Number	Rev
	GPU_POWER	1A
Date:	Monday, July 12, 2010	Sheet 43 of 43



		PROJECT : ZQ5 Quanta Computer Inc.			
Size	Document Number				Rev 1A
Thermal Protection					
Date:	Monday, July 12, 2010		Sheet 44	of	43

MODEL: REV			CHANGE LIST			MODEL			ZR6 MB		
						PAGE	FROM	TO			
A			First release			1	1A				
						2	1A				
ZQ5 MB			1. Page40: change HWPB 1.5V pull up to +3V_S5 for S3 issue 2. Page29: Add R570 pull up +1.5V for uma Audio I/O 3. Page26: Swap HDMI Lane2 for HDMI issue 4. Page31: U34 and R567 no stuff ,R555 stuff it for LAN ID issue 5. Page02: Q12 and Q13 change Part number from BAM700200F6 to BAM700200H2 6. Page29: R55 and R56 change Part number to CS33303F911(33K) for Audio 7. Page29: change R86 and U6 Pin5 pull up to +5V_S5 8. Page29: change R84 value to 0 ohm 9. Page30: change Q25 and Q27 Part number to BAM70020002 as ZYB 10. Page25: L1, L2, L3 change to CX8LL680001 11. Page25: C1, C2, C3, C5, C6, C7 change to CH-5006JBD4 12. Page25: R11, R14 change to CS01502JB12 13. Page28: Add another BT circuit (USB port5), Add Q30, RN37, C792, CN22 14. Page07: Change R425, R426 to CS02492FB29 for CRT issue 15. Page13: Change BT 2.1 to USB port 7 16. Page28: Change BT 2.1 to USB port 7 17. Page25: chage 0805 to SHORT Pad R71, R72, R98, R146 18. Page29: Stuff R84 U6 and no stuff R86 for Audio bobo noise 19. Page10: change R171 and R429 to bead CX8PG181001 20. Page30: stuff Q25 and Q27 and no stuff R46 R48 for Audio bobo noise 21. Page40: Add PR219 22. Page38: Add PR217 23. Page41: Add PR220 24. Page39: Add PR218 25. Page36: Change PR16 (0.01/F_7520) to CS+0108GL13 (0.01_3720) 26. Page41: DEL JP1 and JP4 27. Page39: DEL JP2 and JP3 28. Page38: change PR171, PR38 to short Pad 29. Page36: change PR125, PR14, PR26 to short Pad 30. Page37: change PR143, PR145, PR146, PR153, PR157, PR168, PR169, PR170, PR50, PR44, PR56 to short Pad 31. Page39: change PR120, PR121, PR104, PR103, PR70, PR75, PR82, PR85 to short Pad 32. Page40: change PR71, PR76, PR74 to short Pad 33. Page41: change PR209 to short Pad (EV@) 34. Page42: change PR24, PR197 to short Pad (EV@) 35. Page43: change PR203 to short Pad (EV@) 36. Page36: Change PQ26 to AO4468 (P/N: BAM44680003) 37. Page37: PD2 and PD5 no stuff 38. Page39: PC29 and PC31 no stuff 39. Page36: PJ1 change Part number to DFHD08MR140			3	1A				
						4	1A				
						5	1A				
						6	1A				
						7	1A				
						8	1A				
						9	1A				
						10	1A				
						11	1A				
						12	1A				
						13	1A				
						14	1A				
						15	1A				
						16	1A				
						17	1A				
						18	1A				
						19	1A				
						20	1A				
						21	1A				
						22	1A				
						23	1A				
						24	1A				
						25	1A				
						26	1A				
						27	1A				
						28	1A				
						29	1A				
						30	1A				
						31	1A				
						32	1A				
						33	1A				
						34	1A				
						35	1A				
						36	1A				
						37	1A				
						38	1A				
						39	1A				
						40	1A				
						41	1A				
42	1A										
43	1A										
44	1A										
45	1A										
D			01. Page39: PC83 no stuff 02. Page39: Change PR64 to CS24702FB10 03. Page16: Del C539 (*10U/6.3V_6). 04. Page17: Del C538 (*10U/6.3V_6). 05. Page38: Change AGND (0 ohm) to Short Pad(0603): PR154、PR217. 06. Page40: Change AGND (0 ohm) to Short Pad(0603): PR219、PR90. 07. Page41: Change AGND (0 ohm) to Short Pad(0603): PR210、PR220. 08. Page39: Change AGND (0 ohm) to Short Pad(0805): PR112, PR218. 09. Page43: Change PC164 (22uF/10V_1206) to CH6221M9A07 (22uF/6.3V_0805) 10. Page42: Change PC143 (22uF/10V_1206) to CH6221M9A07 (22uF/6.3V_0805) 11. Page34: Modify HOLE18 to dummy net. 12. Page34: Add HOLE22 for ME.								
MB Assy' P/N: 31ZQ5MB0000			Project : ZQ5 MB			Document No. :					
Approved by : Andy_Lin			Drawing by : Andy Chen			DATE: 2009/03/04					
									PROJECT : ZQ5 Quanta Computer Inc.		
									Size Document Number Rev 1A		
									Date: Monday, July 12, 2010 Sheet 45 of 43		