

VER : 1A

ZQ2B SOLE UMA SYSTEM DIAGRAM



Danube Platform
(Main Stream)


BOM P/N	Description	Model	SidePort	ODD
31ZQ2MB00A0	ZQ2B 6L JM MB (WIGRN,SAM,WIO CPU)ASSY	JM	Samsung	Slim
31ZQ2MB00E0	ZQ2B 6L JM MB (WIGRN,HYU,WIO CPU)ASSY	JM	Hynix	Slim
31ZQ2MB00H0	ZQ2B 6L JV MB (WIGRN,WIO CPU,VRAM)ASSY	JV	No Support	Standard

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

IV@ -> IGPU
SP@ -> Option Notice
SIDE@ -> SidePort VRAM
GA@ -> Green Adapter (Default stuff)

Sideport-L75,L76,R583,R392,C832,R455,R550,R502
NB A11-R105,R108
SB A12-R267,R271
JV/JM-CN16,R450,R456
EC-D8,D27
UMA-R461
VRAM-R358,R359,R360,R363,R365,R72



SSID: 035E
SVID: 1025

PROJECT : ZQ2
Quanta Computer Inc.

Size


Document Number

Block Diagram


Date: Thursday, March 04, 2010

Sheet 1 of 36


S1G4 (CPU)




FOX PZ63826-284R-41F
DG0*8000004 IC SOCKET SMD 638P S1(P1.27,H3.2)
MLX 47296-4131
DG0*8000003 IC SOCKET SMD 638P S1(P1.27,H3.2)
TYC 4-1903401-2
DG0*8000005 IC SOCKET SMD 638P S1(P1.27,H3.2)



Serial VID






HDT Connector




FIX MODE		VID Override Circuit
SVC	SVD	Voltage Output
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V


PROJECT : ZQ2
Quanta Computer Inc.









PROCESSOR POWER AND GROUND






SIDE PORT



Signals	RS880	RX880
HT_TXCALP	Ra 301 ohm 1%	Ra 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	Rb 301 ohm 1%	Rb 1.21k ohm 1%
HT_RXCALN		


RES CHIP 1.21K 1/16W +/-1%(0402)
P/N : CS21212FB18


This block is for Side-Port only



PROJECT : ZQ2
 Oyanta Computer Inc

Size	Document Number RS880M-HT LINK 1/14	
Date	Thursday, March 04, 2010	Sheet 6 of 36






+3V
R195 4.7K 4 SUS ST

Figure 10: ACZ pin connections. The diagram shows the following connections:

- ACZ_SDOUT** (R200) is connected to **C283** (33.4 ohms) and **ACZ_SDOUT_AUDIO** (100pF).
- ACZ_SYNC** (R202) is connected to **C284** (33.4 ohms) and **ACZ_SYNC_AUDIO** (100pF).
- ACZ_BCLK** (R203) is connected to **C285** (33.4 ohms) and **ACZ_BITCLK_AUDIO** (100pF).
- ACZ_RST#** (R201) is connected to **C286** (33.4 ohms) and **ACZ_RST#_AUDIO** (100pF).
- ACZ_RST#** (R201) is connected to **C287** (33.4 ohms) and **ACZ_RST#_AUDIO** (100pF).
- ACZ_SDIN#** (R201) is connected to **C288** (33.4 ohms) and **ACZ_SDIN#** (100pF).

10 USB 14 48M T110
19 USB RCOMP SB R169 11.8K/F 6



WLAN Min-Card

On Board USB Connector

Only USB Port0 can be configured as debug port.

Check list

SB GPIO195 R146 10K 4

SB GPIO196 R144 10K 4

Max trace length: 6"

SATA HDD

SATA ODD


SATA PORT 0,1,2,3 can support AHCI mode

Signal Name	Explanation
SATA_CALRP	SB800 A11: 800 ohm 1% resistor to GND. SB800 A12: 1K ohm 1% resistor to GND.
SATA_CALRN	SB800 A11: 931 ohm 1% resistor to VDDAN_11 SATA. SB800 A12: 931 ohm 1% resistor to VDDAN_11 SATA.


E-SATA



PLACE SATA CAL RES VERY CLOSE TO BALL OF SB800




SB800 A11




SB800 A11

Check list




IF THERE IS NO IDE, TEST POINTS FOR DEBUG BUS IS MANDATORY

BOM check



	1	0
ID0	15"	14"
ID1	DIS	UMA
ID2	WII	Sideport
ID3	JM	JV
ID4	6L	8L



DDR3 Sideport Memory Device

Vendor	Vendor P/N	STN B/S P/N	Size	BOARD_ID2 GPIO12	SIDE_PORT_ID1 GPIO178	SIDE_PORT_ID0 GPIO177
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	1GB	0 (WO/Sideport)	0	0
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	1GB	1 (W/Sideport)	0	1



PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	SB820-SATA/IDE/SPI 3/4	1A
Date:	Thursday, March 04, 2010	Sheet 12 of 36

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.


U21E



REQUIRED STRAPS

SB820M is supported Gen1 mode only.

For internal clock GEN.




	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2	Watchdog Timer Enable	USE DEBUG STRAPS	non Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H, H=Reserved H, L=SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1 DEFAULT	Watchdog Timer Disable DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L, H=LPC ROM L, L=FWH ROM	DEFAULT


internal have pull Hi 10K

DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



HDMI (HDM)




Close to HDMI Connector




USE RS880M to display the HDMI
Stuff 715 ohm P/N--> CS17152FB17

HDMI HPD SENSE (HDM)




EMI reserve for HDMI(EMC)

Close connector




ESD Protect (EMC)

close to HDMI connector




HDMI PORT (HDM)




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	HDMI	1A
Date: Thursday, March 04, 2010	Sheet 16 of 36	


Giga-LAN AR8151



TRANSFORMER(LAN)






RJ45(LAN)



MINI-CARD WLAN(MNC)


H=5.6mm



PROJECT : ZQ2
Quanta Computer Inc.



Size	Document Number	Rev
	Mini-Card/WL	1A
Date:	Thursday, March 04, 2010	Sheet 18 of 36

SATA HDD(HDD)



SATA ODD (ODD)

ODD POWER(ODD)



JM-9.5mm (H=2.4mm)/ Slim

Main	DFHS13FR078, DFHS13FR077
Second	DFHS13FR075

JV-12.7mm(H=5.5mm)/ Standard


Main	DFHS13FR017
Second	DFHS13FR006, DFHS13FR005



PROJECT : ZQ2
Quanta Computer Inc.


Size	Document Number	Rev
	SATA-HDD/ODD/HOLE	1A
Date:	Thursday, March 04, 2010	Sheet 19 of 36

Codec(ADO)




Power (ADO)


Demodulation Filter




LINE-OUT/SPDIFO(AMP)




MIC(AMP)



Internal Speaker(AMP)




Mute(ADO)



4 IN 1 CARD READER (MMC)

Main	??
Second	??



CN10




Close to CN10 pin 14 & pin23
4.7u CAP close to pin23

CONN_CARDREADER

XTALSEL:- Clock input selection
'1' for 48MHz input [Default]
'0' for 12MHz input




Close to connector




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	AU6437 CardReader	1A
Date:	Thursday, March 04, 2010	Sheet 21 of 36


USB PORT(USB/MB)




USB BOARD CONN(USB/SB)





POWER BOARD CONN(UIF)



BLUETOOTH CONN(BTM)




LED BOARD CONNECTOR(UIF)




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number USB/BT/TP	Rev 3A
Date:	Thursday, March 04, 2010	Sheet 22 of 36



EE RETURN-PATH CAPACITORS(EMC)




LED(UIF)




HOLE(OTH)





K/B(KBC)



CPU FAN(THM)






TOUCHPAD BOARD CONN(TPD)





PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	KB/FAN/EE RETURN CAP	1A
Date:	Thursday, March 04, 2010	Sheet 24 of 36









$$VOUT = (1 + R1/R2) * 0.75$$

$$R_{ds} * OCP = RILIM * 20uA$$

$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$


$$Frequency = 1 / (0.0036767) = 272K$$

AO4710 Rds(on) = 11.7~14.2mOhm

$$L(ripple\ current) = (19 - 1.05) * 1.05 / (1u * 272k * 19) \sim 3.646A$$


$$14.2m * 10 = RILIM * 20uA$$

$$RILIM = 7.1K \sim 7.15K$$





HI --- 0.95V
LOW --- 1.1V


		PROJECT : ZQ2	
		Quanta Computer Inc.	
Size	Document Number	Rev 1A	
	NB_CORE(UP6111A)		
Date	Thursday, March 04, 2010	Sheet	30 of 36



ZQ2B Power tree







Power on Sequence required:


SB800:

1. +3.3V_S5 ramp before +1.1V_S5
2. +3.3V ramp before +1.8V
3. +1.8V ramp before +1.1V
4. +3.3v ramp before +1.1v
5. +3.3VALW_R ramping down time > 300us
6. 50uS <= All power rails except +3.3VALW_R <= 40mS
7. 100uS <= +3.3VALW_R <= 40mS

RS880:

1. $0 < (+3.3V) - (+1.8V) < 2.1$
2. +1.8V ramp before +1.1V
3. +1.1V ramp before VCC_NB

H/W Thermal Follow Chart



POWER RAILS Sequencing

1	S5_ON	13	+1.8V
2	+3.3V_S5	14	HWP_G_1.8V
3	+5V_S5	15	+1.5V
4	+1.1V_S5	16	+2.5V
5	HWP_G_1.1V	17	HWP_G_2.5V
6	DNBSWON#	18	CPU_VDDNB_CORE
7	SUSON	19	+VCC_CORE
8	+1.5V_SUS	20	CPU_VDDR
9	+SMDR_VTERM	21	CPU_COREPG
10	MAIN_ON	22	+1.1V
11	+5V	23	NB_CORE
12	+3.3V	24	

SB820 Sequencing

1	+3.3V_S5
2	ICH_RSMRST#
3	S0 POWER
4	PCIE_RCLKP/N
5	PCICLK[4:0]
6	SB_PWRGD_IN
7	NB_PWRGD_IN
8	LDT_PG
9	KBRST#
10	A_RST#
11	PCIRST#
12	LDT_RST#

RS880 Sequencing

1	+3.3V
2	NB POWER RAILS
3	ATX PS_PWRGD
4	NB INPUT CLOCKS
5	CPUCLK
6	NB_PWRGD
7	SB_PWRGD
8	LDT_PG/CPU_PWRGD
9	PCIRST#_NB_RST#
10	LDT_RST#
11	
12	

EC Sequencing

1	3VPCU
2	NBSWON#
3	VIN_ON
4	S5_ON
5	ICH_RSMRST#
6	-DNBSWON#
7	SUSB#/SUSC#
8	SUSON/USB_ON#
9	MAIN_ON/HWP_G
10	VRON
11	PWROK
12	



PROJECT : ZQ2
Qanta Computer Inc.

Size	Document Number	Rev
	PWR ON SEQ AND THERM POLICY	1A
Date	Thursday, March 04, 2010	Sheet 36 of 36

