

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : GND
LAYER 8 : BOT

IV@ -----> iGPU
SW@ -----> dGPU
SP@ -----> option notice
SIDB@ -----> sideport


sideport-L75,L76,R583,R392,C832,R455,R550,R502
NB A11-R105,R108
SB A12-R267,R271
JV/JM-CN16,R450,R456
EC-D8,D27
UMA-R461
VRAM-R358,R359,R360,R363,R365,R72

AMD CPU CORE (ISL6265) PAGE 36	CPU
NB_CORE (UP611AQDD) PAGE 38	NB
+VGPU_CORE (MAX8792ETD) PAGE 40	
+1V+1.5_GPU+1.8_GPU PAGE 41	
0.9V/DDR 1.5V(RT8207) PAGE 39	
SYSTEM 5V/3V (RT8206) PAGE 35	
1.1V(UP611AQDD) PAGE 37	
Discharge /Thermal protec PAGE 42	


ZQ2 SYSTEM DIAGRAM







01




			PROJECT : ZQ2 Quanta Computer Inc.	
Size	Document Number	Block Diagram	Rev	1A
Date:	Wednesday, May 27, 2009	1 Sheet	1 of	46








Place these Caps near So-Dimm H=8.



Place these Caps near So-Dimm H=4.



PART 2 OF 6

PCIE I/F GFX

PCIE I/F GPP

PCIE I/F SB

HDMI

GPU

SB

Close to North Bridge

RS880 Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1






PROJECT : ZQ2
Quanta Computer Inc.


Size	Document Number RS880M-PCIE I/F 2/4	Rev 1A
Date:	Wednesday, May 27, 2009	Sheet 8 of 46






RS880/RX881

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)


2,7,9,10,14,37 +1.1V









ATA ODD





PLACE ALL THE DECOUPLING CAPS ON
THIS SHEET CLOSE TO SB AS POSSIBLE.






DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]





SIGNALS	NORMAL MODE	JTAG MODE (DEBUG)
TESTEN	"1" (PU)	"1" (PU)
GPIO24_TRSTB	"0" (PD)	"1" (PU)
GPIO26_TCK	CLK	"1" (PU)
GPIO27_TMS	"1" (PU)	"1" (PU)


Y29 R28 SW@2K/F 4 +1V +1.0V


For Madison and Park PCIE VDDC is 1.0V

GPU Power-on sequence

- 1 => +3V_D
- 2 => +VGPU_CORE
- 3 => +1V
- 4 => +1.5V_GPU
- 5 => +1.8V_GPU
- 6 => dGPU_PWROK

1.8V GPIO





DDR3/GDDR3 Memory Stuff Option

	GDDR5	GDDR3	DDR3
+1.5V_VGA	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

Designator	For M97-M2	For Mannheim
Ra	10K	10K
Rb	0R/short	680R
Rc	DNI	DNI
Ca	2.2uF	68pF





PROJECT : ZQ2
MadisonPark-MEM 3/6

Rev	Document Number	Rev
1A	MadisonPark-MEM 3/6	1A


Address: May 27, 2009 13:00 18 of 26









LVDS(LDS)




LCD PW(LDS)



Backlight Control(LDS)



CAMERA Module(CCD)




		PROJECT : ZQ2	
		Quanta Computer Inc.	
Size	Document Number	Rev	
	CRT/LVDS/LID	1A	
Date	Wednesday, May 27, 2009	Sheet	23 of 66

(HDM)




Close to HDMI Connector




USE RS880M to display the HDMI
Stuff 715 ohm P/N--> CS17152FB17

HDMI HPD SENSE




HDMI PORT




EMI reserve for HDMI(HDM)

Close connector







ESD Protect

close to HDMI connector



+5V
+3V
23,27,28,32,35,42
2,4,5,9,15,19,23,26,28,33,35,42


				PROJECT : ZQ2	
				Qanta Computer Inc.	
Size	Document Number			Rev	
	HDMI			1A	
Date:	Wednesday, May 27, 2009	Sheet	24	of	46



PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	LAN (AR8151)	1A
Date:	Wednesday, May 27, 2009	Sheet 25 of 46


+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA



PROJECT : ZQ2
Quanta Computer Inc.


Size	Document Number	Rev
	Mini-Card/WL	1A
Date:	Wednesday, May 27, 2009	Sheet 26 of 46

SATA HDD(HDD)



SATA ODD (ODD)

27




JV-12.7mm (H=5.5mm) - ZQ2

Main	DFHS13FR017	
Second	DFHS13FR006,	DFHS13FR005

JM-9.5mm (H=2.4mm) - ZQ2B

Main	DFHS13FR078,	DFHS13FR077
Second	DFHS13FR075	

ODD POWER(ODD)




	PROJECT : ZQ2	
	Quanta Computer Inc.	
Size	Document Number	Rev
SATA-HDD/ODD/HOLE		1A
Date:	Wednesday, May 27, 2009	Sheet 27 of 46



		CN10
	XD RDY	1
	XD REF	2
	XD CEF	3
	XD CLE	4
	XD ALE	5
	XD WEP	6
	XD WP#	7
	XD G0	8
	XD D1	9
	SD DAT2	10
	SD DAT3	11
	SD LMD	12
		13
		14
VCC_XD	MS_SCLK	15
	MS_DATA3	16
	MS_IN#	17
	MS_DATA2	18
	MS_DATA0	19
		20
		21
		22
		23
		24
		25
		26
		27
		28
		29
		30
		31
		32
		33
		34
		35
		36
		37
		38
		39
		40
		41
		42
		43
		44
		45
		46
		47
		48
		49
		50
		51
		52
		53
		54
		55
		56
		57
		58
		59
		60
		61
		62
		63
		64
		65
		66
		67
		68
		69
		70
		71
		72
		73
		74
		75
		76
		77
		78
		79
		80
		81
		82
		83
		84
		85
		86
		87
		88
		89
		90
		91
		92
		93
		94
		95
		96
		97
		98
		99
		100
		101
		102
		103
		104
		105
		106
		107
		108
		109
		110
		111
		112
		113
		114
		115
		116
		117
		118
		119
		120
		121
		122
		123
		124
		125
		126
		127
		128
		129
		130
		131
		132
		133
		134
		135
		136
		137
		138
		139
		140
		141
		142
		143
		144
		145
		146
		147
		148
		149
		150
		151
		152
		153
		154
		155
		156
		157
		158
		159
		160
		161
		162
		163
		164
		165
		166
		167
		168
		169
		170
		171
		172
		173
		174
		175
		176
		177
		178
		179
		180
		181
		182
		183
		184
		185
		186
		187
		188
		189
		190
		191
		192
		193
		194
		195
		196
		197
		198
		199
		200
		201
		202
		203
		204
		205
		206
		207
		208
		209
		210
		211
		212
		213
		214
		215
		216
		217
		218
		219
		220
		221
		222
		223
		224
		225
		226
		227
		228
		229
		230
		231
		232
		233
		234
		235
		236
		237
		238
		239
		240
		241
		242
		243
		244
		245
		246
		247
		248
		249
		250
		251
		252
		253
		254
		255
		256
		257
		258
		259
		260
		261
		262
		263
		264
		265
		266
		267
		268
		269
		270
		271
		272
		273
		274
		275
		276
		277
		278
		279
		280
		281
		282
		283
		284
		285
		286
		287
		288
		289
		290
		291
		292
		293
		294
		295
		296
		297
		298
		299
		300
		301
		302
		303
		304
		305
		306
		307
		308
		309
		310
		311
		312
		313
		314
		315
		316
		317
		318
		319
		320
		321
		322
		323
		324
		325
		326
		327
		328
		329
		330
		331
		332
		333
		334
		335
		336
		337
		338
		339
		340
		341
		342
		343
		344
		345
		346
		347
		348
		349
		350
		351
		352
		353
		354
		355
		356
		357
		358
		359
		360
		361
		362
		363
		364
		365
		366
		367
		368
		369
		370
		371
		372
		373
		374
		375
		376
		377
		378
		379
		380
		381
		382
		383
		384
		385
		386
		387
		388
		389
		390
		391
		392
		393
		394
		395
		396
		397
		398
		399
		400
		401
		402
		403
		404
		405
		406
		407
		408
		409
		410
		411
		412
		413
		414
		415
		416
		417
		418
		419
		420
		421
		422
		423
		424
		425
		426
		427
		428
		429
		430
		431
		432
		433
		434
		435
		436
		437
		438
		439
		440
		441
		442
		443
		444
		445
		446
		447
		448
		449
		450
		451
		452
		453
		454
		455
		456
		457
		458
		459
		460
		461
		462
		463
		464
		465
		466
		467
		468
		469
		470
		471
		472
		473
		474
		475
		476
		477
		478
		479
		480
		481
		482
		483
		484
		485
		486
		487
		488
		489
		490
		491
		492
		493
		494
		495
		496
		497
		498
		499
		500
		501
		502
		503
		504
		505
		506
		507
		508
		509
		510
		511
		512
		513
		514
		515
		516
		517
		518
		519
		520
		521
		522
		523
		524
		525
		526
		527
		528
		529
		530
		531
		532
		533
		534
		535
		536
		537
		538
		539
		540
		541
		542
		543
		544
		545
		546
		547
		548
		549
		550
		551
		552
		553
		554
		555
		556
		557
		558
		559
		560
		561
		562
		563
		564
		565
		566
		567
		568
		569
		570
		571
		572
		573
		574
		575
		576
		577
		578
		579
		580
		581
		582
		583
		584
		585
		586
		587
		588
		589
		590
		591
		592
		593
		594
		595
		596
		597
		598
		599
		600
		601
		602
		603
		604
		605
		606
		607
		608
		609
		610
		611
		612
		613
		614
		615
		616
		617
		618
		619
		620




The diagram illustrates the timing of four data bus transactions. Each transaction consists of a strobe signal (SD_DAT0, SD_DAT1, SD_DAT2, SD_DAT3) followed by a data signal (MS_DATA0, MS_DATA1, MS_DATA2, MS_DATA3) and then a data signal (XD_D0, XD_D1, XD_D2, XD_D3). The signals are shown as horizontal lines with vertical pulses indicating data transfer events.




USB PORT(USB/MB)




USB BOARD CONN(USB/SB)




POWER BOARD CONN(UIF)



BLUETOOTH CONN(BTM)




LED BOARD CONNECTOR(UIF)




PROJECT : ZQ2			
Quanta Computer Inc.			
Size	Document Number	Rev	
	USB/BI/TP	1A	
Date:	Wednesday, May 27, 2009	Sheet	30 of 46

EE RETURN-PATH CAPACITORS(EMC)


For fix HyperTransport nets
across plane splits




LED(UIF)




HOLE(OTH)




K/B(KBC)



TOUCHPAD BOARD CONN(TPD)






CPU FAN(THM)




PROJECT : ZQ2
Quanta Computer Inc.


Size	Document Number	Rev
	KB/FAN/EE RETURN CAP	1A
Date:	Wednesday, May 27, 2009	Sheet 32 of 46








SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8








$TON = 3.85p * RTON * Vout / (Vin - 0.5)$
 $Frequency = Vout / (Vin * TON)$
 $TON = 3.85p * 1M * 1 / (Vin - 0.5)$
 $Frequency = 1 / (0.0036767) = 272K$

$A04710 \text{ } Rdson = 11.7 \sim 14.2m\Omega$
 $I(ripple \text{ current}) = (19 - 1.1) * 1.1 / (1u * 272k * 19) \sim 3.81A$
 $14.2m * 10 = RILIM * 20uA$
 $RILIM = 7.1K \sim 7.15K$


$VOUT = (1 + R1/R2) * 0.75$







+VGPU_CORE







GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.05V
1	0	1.0V
0	1	0.95V
1	1	0.9V


<i>Park -XT</i>		
GPU_VID1(GPIO15)	GPU_VID2(GPIO20)	+VGPU_CORE
0	0	1.12V
1	0	1.05V
0	1	0.95V
1	1	0.9V


<i>R3</i>	<i>R4</i>	<i>R1</i>	<i>R2</i>	<i>VREF</i>
332K	130K	39.2K	49.9K	2V


R1	change to	39.2K/F_4	(CS33922FB15)
R3	change to	332K/F_4	(CS43322FB15)
R4	change to	130K/F_4	(CS41302FB00)














POWER RAILS Sequencing

1	S5_ON	13	+1.8V
2	+3.3V_S5	14	HWPG_1.8V
3	+5V_S5	15	+1.5V
4	+1.1V_S5	16	+2.5V
5	HWPG_1.1V	17	HWPG_2.5V
6	DNBSWON#	18	CPU_VDDNB_CORE
7	SUSON	19	+VCC_CORE
8	+1.5V_SUS	20	CPU_VDDR
9	+SMDDR_VTERM	21	CPU_COREPG
10	MAIN_ON	22	+1.1V
11	+5V	23	NB_CORE
12	+3.3V	24	

SB820 Sequencing

1	+3.3V_S5
2	ICH_RSMRST#
3	S0 POWER
4	PCIE_RCLKP/N
5	PCICLK[4:0]
6	SB_PWRGD_IN
7	NB_PWRGD_IN
8	LDT_PG
9	KBRST#
10	A_RST#
11	PCIRST#
12	LDT_RST#

RS880 Sequencing

1	+3.3V
2	NB POWER RAILS
3	ATX_PS_PWRGD
4	NB INPUT CLOCKS
5	CPUCCLK
6	NB_PWRGD
7	SB_PWRGD
8	LDT_PG/CPU_PWRGD
9	PCIRST#,NB_RST#
10	LDT_RST#
11	
12	

EC Sequencing

1	3VPCU
2	NBSWON#
3	VIN_ON
4	S5_ON
5	ICH_RSMRST#
6	-DNBSWON#
7	SUSB#/SUSC#
8	SUSON/USB_ON#
9	MAIN_ON/HWPG
10	VRON
11	PWROK
12	



PROJECT : ZQ2
Quanta Computer Inc.

Size: **Hole, Nuts** Document Number: **Rev 1A**
Date: **Wednesday, May 27, 2009** Sheet: **45** of **46**

CHANGE LIST					MODEL	ZQ2	
Model	REV					FROM	To
ZQ2 MB	1A	1.A01 del Ext-CLK Gen component				X	1A
		2.A02 del Power VGPU-IO				X	1A
		3.A03 page 7,9,10 add side-port				1A	2A
		4.A04 page9 R123 no stuff ,R129 stuff for A-test boot issue				1A	2A
		5.A05 page9 U22.D8 change to A_RST#_SB				1A	2A
		6.A06 page11 move dGPU_PWROK from U29.AA4 to U29.AJ6				1A	2A
		7.A07 page11 move BOARD_ID[0:5] to U29.AC3				1A	2A
		8.A08 page12,17 add VGA_REQ# for VGA_CLK request				1A	2A
		9.A09 page13 move MEM_1V5 to U29.A7				1A	2A
		10.A10 page13 update Board_ID table				1A	2A
		11.A11 page13 add sideport table				1A	2A
		12.A12 page 15 del R471 for just only use int-clkgen				1A	2A
		13.A13 page 11,16 add CLK_14M_VGA for Park boot				1A	2A
		14.A14 page 17 modify GPU_VID gpio relation				1A	2A
		15.A15 page18 modify R86 from 680 to 51				1A	2A
		16.A16 page19 add +3V_D_EXT for leakage issue				1A	2A
		17.A17 page20 del don't use port for cost down				1A	2A
	2A	B01	Page10	modify L77 footprint		1A	2A
		B02	Page23	modify R54 stuff for Discrete,R50 for UMA		1A	2A
		B03	Page27	modify ODD power connection		1A	2A
		B04	Page	change 0-ohm R185,R89,R93,R136,R142,R485,R487,R488,R489,R490,R493,R503 to short pad		2A	3A
		B05	Page12	add CLK request pull up R501,R551		2A	3A
		B06	Page30	add Q41,Q42,R651,R652,R633 from LED board		2A	3A
		B07	Page	add R659,R660,R661,R662 from power board		2A	3A
		B08	Page	modify R314,R315,R316,R322 follow ZQ1		2A	3A
		B09	Page	add Q40,and RF_LED_EN# with RF_LED# to EC		2A	3A
		B10	Page	change U26,CN10,U12 footprint		2A	3A
		B11	Page	C534 C537 C154 C147 C144 C129 C14 C20 C18 C17 C15 C32 C39 C50 C62 C72 C88 C87 C103 C102 C29 from CC0402-C to CC0402. L8 R48 R41 R30 L1 L14 from RC0402-C to RC0402.		2A	3A
		B12	Page	R377 stuff ,R247 no stuff follow AMD sch.		2A	3A
		B13	Page	change D2,D3,D23,D25,D26,D29 to BAS316		2A	3A
		B14	Page	reserve R152,R423,L4 (USBP2)option for CCD issue		2A	3A
		B15	Page	change U26,CN10,U12 footprint		2A	3A
		B16	Page13	Change board ID power rail from +3V_S5 to +3V.		2A	3A
		B17	Page10	W/O Sideport ,R146 no-stuff, C831 connect to GND		2A	3A
		B18	Page9	no-stuff R108,R105		2A	3A
		B19	Page28	del D20,D21,D22 &R498 from 10K->1K & add Q43,Q44,Q45		2A	3A
	3A	C01	Page02	Add H/W shutdown function and add CPU_COREPG shutdown design(add Q43,R152)		2A	3A
		C02	Page23	Option brightness switch control just only by NB R50		2A	3A
		C03	Page40	Change PG_GPUIO_EN pull high power rail from +3V to +3V_D_EXT. For Park GPU SG mode hang up issue.		2A	3A
		C04	Page42	Change PR60 from 10k to 0ohm.		2A	3A
		C05	Page30	chang LED R R660,R661,R662,R663,R314,R316,R321		2A	3A
		C06	PageX	change R 0ohm to short pad		2A	3A
		C07	PageX	audio for codec suggestion		2A	3A
		C08	PageX	X.		2A	3A
		C09	PageX	X		2A	3A
		C10	PageX	X.		2A	3A
		C11	PageX	X.		2A	3A
		C12	PageX	X.		2A	3A
	4A	D01	Page03	Change CPU VDDR_SENSE pull high power rail to CPU_VDDR and remove trace connect to controller IC.		3A	3B
		D02	Page15	Modify text note.		3A	3B
		D03	Page12	Change "GBE_COL","GBE_CRS","GBE_RXERR" to GND follow SCL V1.04 version.		3A	3B
		D04	Page14	Change USB PLL power rail source to separate VDDPL_33_USB_S follow SCL V1.04 version.		3A	3B
		D05	Page04	R409 no stuff, R413 stuff		3A	3B
		D06	Page09	del PD5, PR124-390k for panasonic battery low power protect issue.		3A	3B
		D07	Page36	PR229 no stuff		3A	3B
		D08	Page23	C212,C213,C214,C220,C221,C222 from 33p to 10p		3A	3B
		D09	Page21	modify DDR3 Memory table		3A	3B
		D10	Page28	R568 stuff and R498 no stuff for Audio issue		3A	3B
		D11	Page2/4	Q3 pin 3 change to PM_THERM#,Q3 pin 8 add PM_THERM#		3A	3B
		D12	Page23	reserve C541 for monitor test issue		3A	3B
	3C					3A	3B
						3A	3B
						3A	3B
						3A	3B
						3A	3B
						3A	3B
						3A	3B
						3A	3B
						3A	3B
						3A	3B
						3A	3B
						3A	3B
							PROJECT : ZQ2
					Quanta Computer Inc.		
DOC NO.	PROJECT MODEL :		ZQ2	APPROVED BY:		DATE:	2009/08/13
	PART NUMBER:			DRAWING BY:		REVISION:	1A
						Size	Document Number
							Change list
					Date:	Wednesday, May 27, 2009	Sheet 46 of 46