


Z05 SYSTEM BLOCK DIAGRAM



CPU CORE / VDDNB (ISL6265A)	PAGE 26
NB_CORE +1.1V (RT8202)	PAGE 28
+1.1V_NB (RT8202)	PAGE 27
DDR II SMDDR_VTERM 1.8VSUS(TPS51116REGR)	PAGE 29
SYSTEM POWER (ISL6237)	PAGE 25
SYSTEM CHARGER (ISL6251A)	PAGE 24




PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT




PROCESSOR HYPERTRANSPORT INTERFACE

VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



Note: on MCP77, (HT=+1.1V) and CPU (HT=+1.2V) and therefore cannot be connected to the same HT power rail.



LAYOUT: Place bypass cap on topside of board




NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDT0 POWER PINS



Quanta Computer Inc.

PROJECT : Z05






Size	Document Number	Rev
		1D
AMD Griffin HT I/F		
Date:	Friday, April 18, 2008	Sheet 2 of 35




To reverse SODIMM socket




ATHLON Control and Debug





Athlon 64 S1g2 SOCKET_638_PIN





SVC	SVD	Voltage Output(CPU Power)
0	0	1.4V
0	1	1.2V
1	0	1.0V
1	1	0.8V





```
| 2/20/08' Reserve 0 ohm
| for CPU thermal issue
| on C-test
|
| 3/26/08' Change from
| G781 to G786 on C-test
```



PROCESSOR POWER AND GROUND





4/15/08' Change to short pad from 0 ohm

<2> HT_TXD[15..0] <2> HT_RXD[15..0] <2>
<2> HT_TXD#[15..0] <2> HT_RXD#[15..0] <2>

U15A
FCBGA836-NVIDIA-MCP67
AJMCP770T02

SEC 1 OF 8

HT

HT_TXD0 AF16 HT_MCP_RXD0_P
HT_TXD#0 AG16 HT_MCP_RXD0_N
HT_TXD1 AH16 HT_MCP_RXD1_P
HT_TXD#1 AJ16 HT_MCP_RXD1_N
HT_TXD2 AK15 HT_MCP_RXD2_P
HT_TXD#2 AL15 HT_MCP_RXD2_N
HT_TXD3 AK16 HT_MCP_RXD3_P
HT_TXD#3 AL16 HT_MCP_RXD3_N
HT_TXD4 AG17 HT_MCP_RXD4_P
HT_TXD#4 AF17 HT_MCP_RXD4_N
HT_TXD5 AL17 HT_MCP_RXD5_P
HT_TXD#5 AK17 HT_MCP_RXD5_N
HT_TXD6 AL18 HT_MCP_RXD6_P
HT_TXD#6 AK18 HT_MCP_RXD6_N
HT_TXD7 AJ19 HT_MCP_RXD7_P
HT_TXD#7 AK19 HT_MCP_RXD7_N
HT_TXD8 AD14 HT_MCP_RXD8_P
HT_TXD#8 AE14 HT_MCP_RXD8_N
HT_TXD9 AE14 HT_MCP_RXD9_P
HT_TXD#9 AG14 HT_MCP_RXD9_N
HT_TXD10 AH14 HT_MCP_RXD10_P
HT_TXD#10 AJ14 HT_MCP_RXD10_N
HT_TXD11 AL13 HT_MCP_RXD11_P
HT_TXD#11 AK13 HT_MCP_RXD11_N
HT_TXD12 AC15 HT_MCP_RXD12_P
HT_TXD#12 AD15 HT_MCP_RXD12_N
HT_TXD13 AE16 HT_MCP_RXD13_P
HT_TXD#13 AF16 HT_MCP_RXD13_N
HT_TXD14 AE17 HT_MCP_RXD14_P
HT_TXD#14 AD17 HT_MCP_RXD14_N
HT_TXD15 AB17 HT_MCP_RXD15_P
HT_TXD#15 AC17 HT_MCP_RXD15_N

HT_MCP_TXD0_P AK27 HT_RXD0
HT_MCP_TXD0_N AJ27 HT_RXD#0
HT_MCP_TXD1_P AK26 HT_RXD1
HT_MCP_TXD1_N AL26 HT_RXD#1
HT_MCP_TXD2_P AK25 HT_RXD2
HT_MCP_TXD2_N AL25 HT_RXD#2
HT_MCP_TXD3_P AL24 HT_RXD3
HT_MCP_TXD3_N AK24 HT_RXD#3
HT_MCP_TXD4_P AK22 HT_RXD4
HT_MCP_TXD4_N AL22 HT_RXD#4
HT_MCP_TXD5_P AK21 HT_RXD5
HT_MCP_TXD5_N AL21 HT_RXD#5
HT_MCP_TXD6_P AH21 HT_RXD6
HT_MCP_TXD6_N AJ21 HT_RXD#6
HT_MCP_TXD7_P AL20 HT_RXD7
HT_MCP_TXD7_N AM20 HT_RXD#7
HT_MCP_TXD8_P AG27 HT_RXD8
HT_MCP_TXD8_N AH27 HT_RXD#8
HT_MCP_TXD9_P AE25 HT_RXD9
HT_MCP_TXD9_N AG25 HT_RXD#9
HT_MCP_TXD10_P AH25 HT_RXD10
HT_MCP_TXD10_N AJ25 HT_RXD#10
HT_MCP_TXD11_P AE23 HT_RXD11
HT_MCP_TXD11_N AF23 HT_RXD#11
HT_MCP_TXD12_P AD21 HT_RXD12
HT_MCP_TXD12_N AE21 HT_RXD#12
HT_MCP_TXD13_P AE21 HT_RXD13
HT_MCP_TXD13_N AG21 HT_RXD#13
HT_MCP_TXD14_P AC20 HT_RXD14
HT_MCP_TXD14_N AD20 HT_RXD#14
HT_MCP_TXD15_P AE19 HT_RXD15
HT_MCP_TXD15_N AF19 HT_RXD#15

<2> HT_CPU_DWNCLK0 AJ17 HT_MCP_RX_CLK0_P
<2> HT_CPU_DWNCLK#0 AH17 HT_MCP_RX_CLK0_N
<2> HT_CPU_DWNCLK1 AL14 HT_MCP_RX_CLK1_P
<2> HT_CPU_DWNCLK#1 AK14 HT_MCP_RX_CLK1_N

HT_MCP_TX_CLK0_P AK23 HT_CPU_UPCLK0 <2>
HT_MCP_TX_CLK0_N AJ23 HT_CPU_UPCLK#0 <2>
HT_MCP_TX_CLK1_P AG23 HT_CPU_UPCLK1 <2>
HT_MCP_TX_CLK1_N AH23 HT_CPU_UPCLK#1 <2>

<2> HT_CPU_DWNCTL0 AH19 HT_MCP_RXCTL0_P
<2> HT_CPU_DWNCTL#0 AG19 HT_MCP_RXCTL0_N
<2> HT_CPU_DWNCTL1 AC18 HT_MCP_RXCTL1_P
<2> HT_CPU_DWNCTL#1 AD18 HT_MCP_RXCTL1_N

HT_MCP_TXCTL0_P AK20 HT_CPU_UPCTL0 <2>
HT_MCP_TXCTL0_N AJ20 HT_CPU_UPCTL#0 <2>
HT_MCP_TXCTL1_P AD19 HT_CPU_UPCTL1 <2>
HT_MCP_TXCTL1_N AC19 HT_CPU_UPCTL#1 <2>

<4> MCP77_THERMIP# AC13 THERMTRIP#/GPIO_58
<4> MCP77_PROCHOT# AB13 PROCHOT#/GPIO_20



HT_MCP_REQ# AD23 HTCPU_REQ# <4>
HT_MCP_STOP# AB20 HTCPU_STOP# <4>
HT_MCP_RST# AC21 HTCPU_RST# <4>
HT_MCP_PWRGD# AD22 HTCPU_PWRGD# <4>


70mA

128mA



17mA

C174, C414, C422:
3/26/08' Change from 4.7UF to 2.2UF
4/09/08' Change footprint from to 0402






PCI/LPC PULL-UP





CLOCK BYPASS





U15C FCBGA836-NVIDIA-MCP67

SEC 3 OF 8

LAN





DACS



133mA

FLAT PANEL



[LVDS]

U15E
FCBGA836-NVIDIA-MCP67


SEC 5 OF 8

[SATA HDD]



[SATA ODD]

SATA


USB







C380, C381, C128:
3/26/08' Change to 2.2UF
4/09/08' Change footprint to 0402




USB PULL-DOWN






2007/11/28-Edison: Removethese part
R315, R317, R326, R324, C423, Q28, Q29




MCP77 POWER PLANE/GND & BYPASS




LVDS


SINGLE_CH




LCD POWER



CAMERA MODULE POWER




CRT





TV Out (SVHS) MiniDIN 7-pin


Delete TVOUT MiniDIN



LID SWITCH




BLUETOOTH MODULE CONNECTOR




MINI-Card

MINI-Card Port-1




Delete MINI-Card Port-2


New card




NEW CARD'S POWER SWITCH




CPPE# : (Internal Pull Up , active low when card support PCIE)
CPUSB# : (Internal Pull Up , active low when card support USB)
SHDN# : (Internal Pull Up)




SATA HDD




TP SWITCH




E-KEY



TP CONN






ODD (SATA)












MIC




LINE IN




HeadPhone OUT/SPDIF



VR




WPCE775C




I/O ADDRESS SETTING

I/O Address	
BADDR1-0	Data
0 0	XOR TREE TEST MODE
0 1	CORE DEFINED
1 0	2Eh 2Fh
1 1	164Eh 164Fh


SHBM=0: Enable shared memory with host BIOS




SMBUS PULL-UP




ACER ID




SPI FLASH




INTERNAL KEYBOARD STRIP SET



INT K/B




FFC_26P_KB




Debug

Delete Debug Port(PCI & IDE)


LED



CPU FAN



LED BOARD CONN.




Fingerprint BOARD CONN.




Button BOARD CONN.

BUTTON MATRIX

	MY0
MX1	MAIL
MX2	WWW
MX4	WIRELESS
MX5	BLUETOOTH





10/8 Change connector from 24 pin to 20 pin
Del MX0 and MY0 signal
Change USBON# from 24 pin to 20pin
10/17 Fill in the PN and footprint
2/20/08' Change PN from DFHD20MS025 and footprint
C17339-12008-L-20P-RUV to DFHD20MS023 and
C16305-102B-20P-RUV

10/15 Change the PN by Bevis

9/10 Change PL4 to 6R8.
Close Connector

Input sense resistor and Constant power setting table

	65W	90W
R1	20m Ohm CS+020AGM00	20m Ohm CS+020AGM00
R2	71.5K Ohm CS37153F917	6.19K Ohm CS26193F929
R3	10K Ohm CS31003F949	10K Ohm CS31003F949

$$LIM = (1/R2) * (((0.05/VREF=2.39)VACLM)+0.050)$$

$$CURRNT LIMIT POINT = (90w/19v) * 0.85 = 4.026A$$

$$CURRNT LIMIT POINT = (65w/19v) * 0.85 = 2.907A$$

CELL-SET = Hi ----> Cells = VDD ---->4S
CELL-SET = Low ----> Cells = GND ---->3S


**PROJECT : Z05**
Quanta Computer Inc.


Size	Document Number	Rev
Custom	CHARGER (ISL6251A)	1D
Date:	Friday, April 18, 2008	Sheet 24 of 35

OFS/VFIXEN	Offset & Droop	SVC	VFIX
GND	0	0	X
+3.3V	X	X	0
+5V	X	0	X

SVC	SVD	Output
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8





$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

FDS6690AS $Rds = 12 \sim 15m\Omega$
OCP=7-0.8A


$$L(\text{ripple current}) = (19-1) * 1 / (2.2u * 272k * 19) \sim 1.58A$$

$$12m * 6 = RILIM * 20uA$$

$$RILIM = 3.6K (2.5 \sim 8K)$$



PROJECT : Z05
NB_VCC (RT8202)



$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

FDS6690AS Rds=12~15mOhm

OCP=7-0.8A

$$L(\text{ripple current}) = (19-1) * 1 / (2.2u * 272k * 19) \sim 1.58A$$








$$12m * 6 = RILIM * 20uA$$


$$RILIM = 3.6K (2.5 \sim 8K)$$



PROJECT : Z05
Quanta Computer Inc.

Size	Document Number	Rev
	NB_VCC (RT8202)	1D
Date:	Friday, April 18, 2008	Sheet 28 of 35





1. +1.1V_S5MCP77M Power(+1.1V_DUAL)
2. +5VPCUPower IC VCC, USB PORT POWER(S3 control)
3. +5VAudio, FAN, Touch pad, SATA HDD, ODD, CRT
4. +3V_S5MCP77M, New Card, LAN Power
5. +3VPCUKBC WPCE755C,SPI ROM, LED, LID Switch, Fingerprint Module
6. +3VSUSBluetooth, Mini Card, MDC
7. +3VPCU Thermal Sense, MCP77M, System Memory, LCD Panel, PC Camera, Mini card, New Card, Audio, Codec, Card Reader, KBC WPCE775C, LED
8. +2.5VPCU VDDA
9. +3V_LANLAN Power(BCM5764M)
10. +1.2V_LANLAN Power(BCM5764M)
11. +2.5V_LANLAN Power(BCM5787M)
12. +1.5VMini Card, New Card
13. +1.8VSUSCPU VDD I/O, System Memory
14. SMDDR VTEMCPU Memory Interface , SYSTEM DDR DIMM Memory Termination
15. +1.8VMCP77M LCD Interface
16. +1.1V_NBMCP77M (HT Interface, PCI-E Interface, I/O Power, SATA Interface)
17. +NB_C0REMCP77M Core Power
18. +1.2V_HTCPU HT Power
19. CPU_C0RE0 CPU Power
20. CPU_C0RE1 CPU Power
21. CPU_VDDNB_RUNCPU NB Power
- 22.