

ZR3





TABLE OF CONTENTS

Page 01 :	BLOCK DIAGRAM
Page 02 :	TABLE OF CONTENTS
Page 03 :	ATHLON64 HT I/F
Page 04 :	ATHLON64 DDRII MEMORY I/F
Page 05 :	ATHLON64 CTRL & DEBUG
Page 06 :	ATHLON64 PWR & GND
Page 07 :	DDRII SODIMMX2
Page 08 :	RS485-HT LINK0 I/F
Page 09 :	RS485-PCIE LINK I/F
Page 10 :	RS485-SYSTEM I/F & DVO
Page 11 :	RS485-POWER
Page 12 :	External CLOCK GENERATOR
Page 13 :	SB460M PCIE/PCI/CPU/LPC I/F
Page 14 :	SB460M ACPI/GPIO/USB/AC97
Page 15 :	SB460M HDD/POWER/DECOUPLING
Page 16 :	SB460M STRAPS
Page 17 :	LAN RTL8110SBL/CL
Page 18 :	ENE CB714/1410
Page 19 :	CARD READ & CARDBUS SLOT
Page 20 :	MINI PCI & PCI-E,USB PORT,BLUETOOTH
Page 21 :	CRT & LVDS & S-Video
Page 22 :	HDD & CDROM & HOLES
Page 23 :	ALC883 & MDC & HP AMP
Page 24 :	SPEAKER AMP / JACK
Page 25 :	97551 & FLASH
Page 26 :	T/P,FAN,SWITCH,LED,K/B
Page 27 :	BATTERY CHARGER
Page 28 :	VCORE MAX8774
Page 29 :	TPS51116/51117 1.8V/1.2V
Page 30 :	TPS51120 3/5V
Page 31 :	+1.5V / 2.5V

	POWER	VOLTAGE	ACTIVE SCOPE	PAGE
SYSTEM	+12V	+12V	S0	
	+5V	+5V	S0	
	+3V	+3.3V	S0	
	+5VPCU	+5V	ALWAYS	
	+3VPCU	+3.3V	ALWAYS	
	+5VSUS	+5V	S0-S3	
	+3VSUS	+3.3V	S0-S3	
	+3V_S5	+3.3V	S0	
CPU	VCCCORE	VID[0..5]	S0	
	VDDA_RUN	+2.5V	S0	
	VLDT_RUN	+1.2V	S0	
	+0.9V_VTER	+0.9V	S0	
	+1.8V	+1.8V	S0	
DDR2	+1.8VSUS	+1.8V	S0-S3	
	+1.8V	+1.8V	S0	
	+1.8VSUS	+1.8V	S0-S3	
	+0.9V_VTER	+0.9V	S0	
RC485 NB	+1.8V	+1.8V	S0	
	+1.8VSUS	+1.8V	S0-S3	
	+3V	+3.3V	S0	
	VDDC	+1.2V	S0	
	VDD_HT	+1.2V	S0	
	VDDA12	+1.2V	S0	
	VDD18	+1.8V	S0	
	VDDA18	+1.8V	S0	
	VDD_DVO	+1.8V	S0	
	VDDR3	+3.3V	S0	
	AVDD_NB	+3.3V	S0	
	AVDDQ	+1.8V	S0	
	PLLVD	+1.8V	S0	
	LPVDD	+1.8V	S0	
	LPVDD18A	+1.8V	S0	
SB460 SB	+3V	+3.3V	S0	
	+1.8V	+1.8V	S0	
	+3V_S5	+3.3V	S0	
	+1.8V_S5	+1.8V	S0	
	VDD	+1.8V	S0	
	AVDD_CK	+1.8V	S0	
	AVDD_SATA	+1.8V	S0	
	XTLVDD_ATA	+1.8V	S0	
	PLLVD_ATA	+1.8V	S0	
	PCIE_PVDD	+1.8V	S0	
	PCIE_VDDR	+1.8V	S0	
	CPU-PWR	+1.2V	S0	
	VDDQ	+3.3V	S0	
	V5_VREF	+5V	S0	
	+1.8V_SUB_PHY	+1.8V	S0	
	+3VSUS	+3.3V	S0-S3	
	+SB_S5_3V	+3.3V	S0	
	+SB_S5_1.8V	+1.8V	S0	

POWER UP SEQUENCE





PROJECT : ZR3
Quanta Computer Inc.

Size	Document Number	Rev
	TABLE OF CONTENTS	1A
Date:	Wednesday, October 18, 2006	Sheet 2 of 31



PROCESSOR HYPERTRANSPORT INTERFACE

VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE




LAYOUT: Place bypass cap on topside of board

NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDT0 POWER PINS




PROJECT : ZR3
Quanta Computer Inc.

Size	Document Number	Rev
	ATHLON64 HT I/F	1A
Date:	Wednesday, October 18, 2006	Sheet 3 of 31



DDR II: CMD/CTRL/CLK
Athlon 64 S1
Processor Socket

Processor DDR2 Memory Interface




To SODIMM socket B (Far)

To SODIMM socket A (near)




PROJECT : ZR3
Quanta Computer Inc.

Size	Document Number ATHLON64 DDRII MEMORY I/F	Rev 1A
Date:	Wednesday, October 18, 2006	Sheet 4 of 31


[illegible]

If AMD SI is not used, the SID pin can be left unconnected and SIC should have a 300- ($\pm 5\%$) pulldown to VSS.

Place them to CPU within 1"




Size	Document Number ATHLON64 CTRL & DEBUG	Rev 1
Date:	Wednesday, October 18, 2006	Sheet 5 of 31




POWER
Athlon 64 S1
Processor Socket

GROUND
Athlon 64 S1
Processor Socket


BOTTOMSIDE DECOUPLING



DECOUPLING BETWEEN PROCESSOR AND DIMMS PLACE CLOSE TO PROCESSOR AS POSSIBLE




PROCESSOR POWER AND GROUND





PROJECT : ZR3
Quanta Computer Inc.

Size	Document Number	Rev
	ATHLON64 PWR & GND	1A
Date:	Wednesday, October 18, 2006	Sheet 6 of 31


TERMINATOR DECOUPLING CAPACITOR



DDR2 TERMINATOR



SMBus ADDRESS: A0h





SMBus ADDRESS: A4h





PROJECT : ZR3
Quanta Computer Inc.

Size	Document Number DDR2 SO-DIMM	Rev 1A
Date:	Wednesday, October 18, 2006	Sheet 7 of 31










NB RS485 POWER STATES

Power Signal	S0	S1	S3	S4/S5	63
VDDHT	ON	ON	OFF	OFF	OFF
VDDR	ON	ON	OFF	OFF	OFF
VDD18	ON	ON	OFF	OFF	OFF
VDDC	ON	ON	OFF	OFF	OFF
VDDA18	ON	ON	OFF	OFF	OFF
VDDA12	ON	ON	OFF	OFF	OFF
AVDD	ON	ON	OFF	OFF	OFF
AVDDDI	ON	ON	OFF	OFF	OFF
PLLVDD	ON	ON	OFF	OFF	OFF
HTPVDD	ON	ON	OFF	OFF	OFF
VDDR3	ON	ON	OFF	OFF	OFF
LPVDD	ON	ON	OFF	OFF	OFF
LVDDR18D	ON	ON	OFF	OFF	OFF
LVDDR18A	ON	ON	OFF	OFF	OFF



PROJECT : ZR3
Quanta Computer Inc.






REQUIRED STRAPS

					PCLK_MINI	PCLK_591
PULL HIGH	AC_SDOUT USE DEBUG STRAPS	RTC_CLK INTERNAL RTC DEFAULT	PCI_CLK4 USE INT. PLL48	PCI_CLK6 CPU IF=K8 DEFAULT	PCI_CLK0 ROM TYPE: H, H = PCI ROM H, L = LPC TYPE I ROM L, H = LPC TYPE II ROM L, L = FWH ROM NOTE: FOR SB460, PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[1:0]	PCI_CLK1
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4		

	AUTO_ON#	SB_SPDIF_OUT	TPCLK_PCM	PCLK_SIO	PCLK_LAN	LFRAME#
PULL HIGH	ACPWRON MANUAL PWR ON DEFAULT	SPDIF_OUT SIO 24MHz	PCI_CLK2 XTAL MODE NOT SUPPORTED	PCI_CLK3 USB PHY POWERDOWN DISABLE DEFAULT	PCI_CM_SET HIGH	ENABLE THERMTRIP#
PULL LOW	AUTO PWR ON	SIO 48MHz DEFAULT	48MHZ OSC MODE DEFAULT	USB PHY POWERDOWN ENABLE	PCI_CM_SET HLOW DEFAULT	DISABLE THERMTRIP# DEFAULT

BIOS ENABLE AFTER STARTUP






DEBUG STRAPS

	PDDACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE SHORT RESET		USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	

CLG


09/07 Stuff R201,C391 in materials For EMI Situation.






ID Select : AD20
 Interrupt Pin : INTF# , INTG#
 Request Indicate : REQ2#
 Grant Indicate : GNT2#

MINI-PCI




09/07 Stuff R431,C542 in materials For EMI Situation.

USB



BLUETOOTH MODULE CONNECTOR



MPC


Close Minicard connector




PROJECT : ZR3
 Quanta Computer Inc.

Size	Document Number	Rev
	MINI PCI&PCI-E,USB PORT	1A
Date:	Wednesday, October 18, 2006	Sheet 20 of 31

S-VIDEO





CRT



increase capability of ESD, from +4KV improve to +-8KV.




System Auto Detect External CRT Device

	R247	R248	R249
Enable	Not stuffed	Stuffed	Stuffed
Disable (Default)	Stuffed	Not stuffed	Stuffed



LVDS

LCD Connector







PROJECT : ZR3
Quanta Computer Inc.




Size	Document Number	Rev
	CRT & LVDS & S-Video	1A
Date:	Wednesday, October 18, 2006	Sheet 21 of 31

ODD CONN



PATA	DFHS44FRD28
SATA	DFHS22FRA03


HDD CONN



PROJECT : ZR3
Quanta Computer Inc.


Size	Document Number	Rev
	HDD & CDROM & HOLES	1A
Date:	Wednesday, October 18, 2006	Sheet 22 of 31

Speaker Amplifier MAX9710




SYSTEM LINE OUT/SPDIF

BLACK




SYSTEM LINE IN

BLUE




SYSTEM MIC

PINK












INT MIC



PROJECT : ZR3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SPEAKER AMP / JACK	1A
Date	Wednesday, October 18, 2006	Sheet 24 of 31







QUICK KEY SWITCH

Debug card interface


LED




MAX Current 2.25A



MAX Current 5.807A





MAX Current 1.323A




$$V_{out} = 1.25(1 + R1/R2) \\ = 1.25(1 + 44K/100K) \\ = 1.8V$$

MAX Current 8.256A






MAX Current 1A



$$V_{out} = 0.8(R1+R2)/R2$$

$$= 0.8(30+34)/34 = 1.5V$$

MAX Current 0.3A



$$V_{out} = 1.25(1+R1/R2)$$

$$= 1.25(1+20K/20K) = 2.5V$$



PROJECT : ZR3
Quanta Computer Inc.

Size	Document Number	Rev
	+1.5V/+2.5V	1A
Date:	Wednesday, October 18, 2006	Sheet 31 of 31