


Bolsena Block Diagram

91.4C501.001 (04243)

- Dummy when use EZ4
- Dummy when no EZ4
- Dummy when use 10/100
- Dummy when use Giga
- Dummy when use UMA
- Dummy when use Discrete
- Dummy when use SATA
- Dummy when use IDE



PCB Layer Stackup

L1: Signal 1
L2: GND
L3: Signal 2
L4: Signal 3
L5: VCC
L6: Signal 4

?modify power block

Battery Charger 48	
INPUTS	OUTPUTS
AD+ BAT+	DCBATOUT
SYSTEM DC/DC 44	
INPUT	OUTPUT
DCBATOUT	5V_S5, 3D3V_S5
SYSTEM DC/DC 45,46	
INPUT	OUTPUT
DCBATOUT	2D5V_S3 1D8V_S5 1D2V_S0


CPU V_CORE 42,43	
INPUT	OUTPUT
DCBATOUT	VCC_CORE_S0
SYSTEM POWER 47	
INPUT	OUTPUT
2D5V_S3 DCBATOUT	1D25V_S3 5V_AUX_S5


Port Replicator 4 (124 PIN)

AC IN RJ45-11 SEARIAL PORT CRT PRINTER PS2 MIC LINE IN LINE OUT TV OUT DVI PCIeX2 SMBUS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichlin, Taipei Hsien 221, Taiwan, R.O.C.


Title BLOCK DIAGRAM
Size A3 Document Number Bolsena Rev SA
Date: Tuesday, December 28, 2004 Sheet 1 of 58





HTT for CPU sideA
Transmit power
and NB sideA Receive
power

HTT for CPU sideB
Receive power
and NB sideA
Transmit power




LAYOUT: Place bypass cap on topside of board near
HTT power pins that are not connected directly to
downstream HTT device, but connected internally to
other HTT power pins.

By ME request U11 P/N:
Main 62.10030.041
Second 62.10053.191
Third 62.10053.201


BGA754-SKT-U

<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU(1/4) HyperTransport I/F		
Size A3	Document Number	Rev SA
Bolsena		
Date: Tuesday, December 28, 2004	Sheet 4 of 58	



VREF_DDR_MEM

NOTE: Test with passive probes only.
NOTE: Install to bypass op-amp



NOTE: Remove to bypass op-amp

VREF_DDR_CLAW



NOT SUPPORT ECC CHECK
AMD suggested remove
PULL-HI resistor.

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(2/4)_DDR

Size

A3

Document Number

Bolsena


Rev

SA

Date: Tuesday, December 28, 2004

Sheet 5 of 58



2D5V_VDDA_S0




AMD SUGGEST TO USE 2D5V_CPUA_S0

KEMET, NT: 5.7, B2 size
ST100U4VBM-1 (80.10716.321)
Iripple=1.1A, ESR=70mohm
SANYO, NT: 6.1
Iripple=1.1A, ESR=70mohm
3.5/2.8/2.0
77.21071.031

AMD suggest voltage from 2D5V_S0 to 2D5V_S3 differentially impedance 100





CHANGE FROM 680R3 TO 680R2 FOR AMD CHECK LIST





Validation Test Points



LAYOUT: Place close to the CPU.




$$V_{out} = 1.25 * (1 + R1/R2)$$



LAYOUT: Route FBCLKOUT_H/L differentially impedance 80




Connect to VDDIO for AMD suggest.








THERMTRIP#Level shift to SB400

<Variant Name>





PLACE RNS CLOSE TO FIRST DIMM, < 0.75"
STRICT EQUAL LENGTH LIMITATION WITH DQS,
CB PINS







05/10
Remove the damping resistor for AMD suggest.






Figure 1: Schematic representation of the SRN68J-1 and SRN68J-2 strains. The diagram shows two strains, SRN68J-1 and SRN68J-2, with their respective gene sequences. The sequences are color-coded: M (blue), ADM (red), R (green), and S (yellow). The sequences are: M DATA R 13, M DATA R 12, M DATA R 7, M DATA R 5, M ADM R 0, M DATA R 5, M DATA R 4, M DATA R 13, M DATA R 12, M DATA R 7, M DATA R 5, M ADM R 0, M DATA R 5, M DATA R 4. The sequences are aligned to show the differences between the two strains. The SRN68J-1 strain has a 1025V_S3 mutation in the M DATA R 13 gene. The SRN68J-2 strain has a 1025V_S3 mutation in the M DATA R 12 gene.



Timing diagram showing four clock signals (CLK#7, CLK#6, CLK#5, CLK#4) and their corresponding memory addresses (R90, R91, R92, R93) for 121R3F. Each signal is shown as a purple line with a blue '1' indicating a high state. The signals are labeled M_CLK#7, M_CLK#6, M_CLK#5, and M_CLK#4. The memory addresses are labeled R90, R91, R92, and R93. The signals are connected to the memory addresses via three green arrows pointing right.



— <<<	M_ADM_R[7..0]	8
— >>>	M_ADM[7..0]	5
— <<<	M_DATA[63..0]	5
— <<<	M_DATA_R_[63..0]	8
— <<<	M_DQS[7..0]	5
— <<<	M_DQS_R_[7..0]	8
— <<<	M_AA[13..0]	5,8
— <<<	M_ABS#[1..0]	5,8
— <<<	M_BA[13..0]	5,8
— <<<	M_BBS#[1..0]	5,8
— <<<	M_AWE#	5,8
— <<<	M_ACS#	5,8
— <<<	M_ARAS#	5,8
— <<<	M_BWE#	5,8
— <<<	M_BCAS#	5,8
— <<<	M_BRAS#	5,8
— >>>	M_CS#0	5,8
— >>>	M_CS#1	5,8
— >>>	M_CS#2	5,8
— >>>	M_CS#3	5,8



CLAW HAMMER TO NB

NB TO CLAW HAMMER

4 CPUCADOUT[15..0] >>>>
4 CPUCADOUTJ[15..0] >>>>

CPUCADOUT15 T26 HT_RXCAD15P
CPUCADOUT15 R26 HT_RXCAD15N
CPUCADOUT14 U25 HT_RXCAD14P
CPUCADOUT14 U24 HT_RXCAD14N
CPUCADOUT13 V26 HT_RXCAD13P
CPUCADOUT13 U26 HT_RXCAD13N
CPUCADOUT12 W25 HT_RXCAD12P
CPUCADOUT12 W24 HT_RXCAD12N
CPUCADOUT11 AA25 HT_RXCAD11P
CPUCADOUT11 AA24 HT_RXCAD11N
CPUCADOUT10 AB26 HT_RXCAD10P
CPUCADOUT10 AA26 HT_RXCAD10N
CPUCADOUT9 AC25 HT_RXCAD9P
CPUCADOUT9 AC24 HT_RXCAD9N
CPUCADOUT8 AD26 HT_RXCAD8P
CPUCADOUT8 AC26 HT_RXCAD8N

CPUCADOUT7 R23 HT_RXCAD7P
CPUCADOUT7 R28 HT_RXCAD7N
CPUCADOUT6 T30 HT_RXCAD6P
CPUCADOUT6 R30 HT_RXCAD6N
CPUCADOUT5 T28 HT_RXCAD5P
CPUCADOUT5 T29 HT_RXCAD5N
CPUCADOUT4 V29 HT_RXCAD4P
CPUCADOUT4 U29 HT_RXCAD4N
CPUCADOUT3 Y30 HT_RXCAD3P
CPUCADOUT3 W30 HT_RXCAD3N
CPUCADOUT2 Y28 HT_RXCAD2P
CPUCADOUT2 Y29 HT_RXCAD2N
CPUCADOUT1 AB29 HT_RXCAD1P
CPUCADOUT1 AA23 HT_RXCAD1N
CPUCADOUT0 AC23 HT_RXCAD0P
CPUCADOUT0 AC28 HT_RXCAD0N

PART 10F6

HT_TXCAD15P R24 NB0CADOUT15
HT_TXCAD15N R25 NB0CADOUT15
HT_TXCAD14P N26 NB0CADOUT14
HT_TXCAD14N P26 NB0CADOUT14
HT_TXCAD13P N25 NB0CADOUT13
HT_TXCAD13N L26 NB0CADOUT12
HT_TXCAD12P M26 NB0CADOUT12
HT_TXCAD12N J26 NB0CADOUT11
HT_TXCAD11P K26 NB0CADOUT11
HT_TXCAD11N J24 NB0CADOUT10
HT_TXCAD10P J25 NB0CADOUT10
HT_TXCAD10N G26 NB0CADOUT9
HT_TXCAD9P H26 NB0CADOUT9
HT_TXCAD9N G24 NB0CADOUT8
HT_TXCAD8P G25 NB0CADOUT8
HT_TXCAD8N

HT_TXCAD7P L30 NB0CADOUT7
HT_TXCAD7N M30 NB0CADOUT7
HT_TXCAD6P L28 NB0CADOUT6
HT_TXCAD6N L29 NB0CADOUT6
HT_TXCAD5P J29 NB0CADOUT5
HT_TXCAD5N K29 NB0CADOUT5
HT_TXCAD4P H30 NB0CADOUT4
HT_TXCAD4N H29 NB0CADOUT4
HT_TXCAD3P E29 NB0CADOUT3
HT_TXCAD3N E28 NB0CADOUT3
HT_TXCAD2P D30 NB0CADOUT2
HT_TXCAD2N E30 NB0CADOUT2
HT_TXCAD1P D28 NB0CADOUT1
HT_TXCAD1N D29 NB0CADOUT1
HT_TXCAD0P B29 NB0CADOUT0
HT_TXCAD0N C29 NB0CADOUT0

NB0CADOUT[15..0] 4
NB0CADOUTJ[15..0] 4

HYPER TRANSPORT CPU I/F


4 CPUHTTCLKOUT1 >>>> CPUHTTCLKOUT1 Y26 HT_RXCLK1P
4 CPUHTTCLKOUTJ1 >>>> CPUHTTCLKOUTJ1 W26 HT_RXCLK1N

4 CPUHTTCLKOUT0 >>>> CPUHTTCLKOUT0 W29 HT_RXCLK0P
4 CPUHTTCLKOUTJ0 >>>> CPUHTTCLKOUTJ0 W28 HT_RXCLK0N

4 CPUHTTCTLOUT0 >>>> CPUHTTCTLOUT0 P29 HT_RXCTLN
4 CPUHTTCTLOUTJ0 >>>> CPUHTTCTLOUTJ0 N29 HT_RXCTLN

1D2V_HT0A_S0 1 R04 HT_RXCALN D27 HT_RXCALN
1 1 R05 HT_RXCALP E27 HT_RXCALP
4909R2F 100R2F

RS480M-U




AROUND NB

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ATI-RS480M (1 of 4) HT			
Size	Document Number		Rev
A3	Bolsena		SA
Date: Tuesday, December 28, 2004		Sheet 11 of 58	





?CHECK THESE PINS

DO NOT SUPPORT SIDEPORT MEMORY
DUMMY IT

15	DVO_MDA52	>>>	DVO_MDA52
15	DVO_MDA48	>>>	DVO_MDA48
15	DVO_MDA50	>>>	DVO_MDA50
15	DVO_MDA51	>>>	DVO_MDA51
15	DVO_MDA39	>>>	DVO_MDA39
15	DVO_MDA46	>>>	DVO_MDA48
15	DVO_MDA38	>>>	DVO_MDA38
15	DVO_MDA37	>>>	DVO_MDA37
15	DVO_MDA36	>>>	DVO_MDA36
15	DVO_MDA35	>>>	DVO_MDA35
15	DVO_MDA34	>>>	DVO_MDA34
15	DVO_MDA35	>>>	DVO_MDA33
15	DVO_MDA53	>>>	DVO_MDA53
15	DVO_MDA54	>>>	DVO_MDA54
15	DVO_MDA55	>>>	DVO_MDA55

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ATI-RS480M (2 of 4) PCIE			
Size A3	Document Number		Rev SA
Bolsena			
Date: Tuesday, December 28, 2004		Sheet 12 of	58



Dummy when use Discrete

LCDVDD ON 2 R118 0R2-0 <<< LCD_VDD_ON 17.54

Dummy when use Discrete

TP45 TP4B30 TPAD30

TP47 TP4B30 TPAD30

TP49 TPAD30

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28

TP52 TPAD28


TP52 TPAD28

<Variant Name>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
ATI-RS480M (3 of 4) LVDS CRT		
Size	Document Number	Rev
A3		SA
Date: Tuesday, December 28, 2004		Sheet 13 of 58




RESISTOR	RS480M MODE
R503	TEST MODE
R504	NORMAL MODE



CRT CONN



TV CONN



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT / TV

Size

Document Number

Bolsena

Date: Tuesday, December 28, 2004


Sheet 16

Rev	
SA	



LEDs

34 NUM_LED# >>>
34 CAP_LED# >>>
34 MAIL_LED# >>>
34 BLT_LED# >>>
34 WLAN_LED# >>>
34 STDBY_LED# >>>
34 CHARGE_LED# >>>

Dummy when use IDE



Dummy when use SATA




on KB cover

LED	V	V	V	V	V	V	V	V
Button	V	V	V	V	V	V	V	V
	POWER	E-MAIL	INTERNET	e-BTN	PROGRAM	CAPS	NUM	HDD


Front panel

LED	V	V	V	V
Button	V	V		
	Bluetooth	WirelessCharger	Power	

LCD CONN



LCD POWER









<Variant Name>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
INV / LCD / LEDs		
Size	Document Number	Rev
A3	Bolsena	SA
Date:	Tuesday, December 28, 2004	Sheet 17 of 58









Vf = 0.38v (@1mA)








REQUIRED SYSTEM STRAPS


	ACPWRON	AC_SDOUT	RTC_CLK	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	PCI_CLK6	PCI_CLK7	PCI_CLK8
STRAP HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	SIO 24MHz	48MHZ-Clock Input Buffer DEFAULT	USB PHY PWRDOWN DISABLE DEFAULT	USB INT PLL48 DEFAULT	14MHZ OSC MODE DEFAULT	CPU I/F=K8 DEFAULT	ROM TYPE H,H=PCI (X Bus)ROM H,L=LPC ROM I	
STRAP LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	EXTENNAL RTC (NOT SUPPORTED W/IT8712)	SIO 48MHz DEFAULT	48MHZ-Crystal Pad	USB PHY PWRDOWN ENABLE	USB EXT. 48MHZ	14MHZ XTAL MODE	CPU I/F=P4	L,L=LPC ROM II L,L=Firmware Hub ROM	






DEBUG STRAPS

	PDAK#	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH	USE LONG RESET DEFAULT	RESERVED	RESERVED	RESERVED	RESERVED	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	RESERVED
STRAP LOW	USE SHORT RESET					USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	


<Variant Name>




USB PORT



BLUETOOTH MODULE




MDC 1.5 CONNECTOR




HDD


?direction ok?




CDROM




SATA Connector




PCMCIA Socket




Cardbus I/F




1394 Connector



Power switch






POWER SWITCH



Link: Green - 10Mbps/802.11b
Orange - 100Mbps/802.11a
Yellow - 1Gbps


Activity: Yellow



By Sourcer request change P/N:
From 68.H0013.301
To 68.0H80P.301


By Sourcer request change P/N:
From 68.H5015.301
To 68.02402.30A

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.




Function	SEL
An to nB1	L
An to nB2	H

LAN switch




Dummy when no EZ4




Dummy when use EZ4


<Variant Name>

MINI-PCI











Buttons


POWER BUTTON




Wireless ON/OFF




BlueTooth ON/OFF






Power




Internet




Mail




Cover Up Switch




TOUCH PAD



Internal KeyBoard CONN




EMI Bypass cap.




>>> KBC_D[0..7] 34

34 KBCBIOS_WE#
34 KBCBIOS_RD#
34 KBCBIOS_CS#

34 KBC_D0
34 KBC_D1
34 KBC_D2
34 KBC_D3
34 KBC_D4
34 KBC_D5
34 KBC_D6
34 KBC_D7



PLCC32 Socket P/N:
SSKT3262.10002.032
SSKT32 62.10005.032




Keyboard matrix (from vendor)

		US	Jap	Eur	Other
Low Bit	MATRIXID1#	1	1	0	0
High Bit	MATRIXID2#	1	0	1	0

<Variant Name>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
BIOS ROM			
Size	Document Number	Rev	
A3	Bolsena	SA	
Date: Tuesday, December 28, 2004		Sheet	36 of 58

Run Power




<Variant Name>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PWR CTL LOGIC / PWR PLANE			
Size	Document Number		Rev
A3	Bolsena		SA
Date: Tuesday, December 28, 2004		Sheet 38 of 58	




**CPU_CORE
MAX1544ETL**




**TI TPS5130
2D5V/1D2V/1D8V**




5V_AUX_S5




1D25V_S3




**FAN5234_VGA_Core
1D15V or 1D20V**




**Max1999
5V/3D3V**



Charger_Max8725



Adapter



緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				POWER BLOCK DIAGRAM			
Size	A3	Document Number	Bolsena		Rev	SA	
Date:	Tuesday, December 28, 2004		Sheet	40	of	58	

(Power Team)

CPU_VCORE
VID=1.20V
Iomax=27.3A (35W)

VID4	VID3	VID2	VID1	VID0	DAC
0	0	0	0	0	1.550
0	0	0	0	1	1.525
0	0	0	1	0	1.500
0	0	0	1	1	1.475
0	0	1	0	0	1.450
0	0	1	0	1	1.425
0	0	1	1	0	1.400
0	0	1	1	1	1.375
0	1	0	0	0	1.350
0	1	0	0	1	1.325
0	1	0	1	0	1.300
0	1	0	1	1	1.275
0	1	1	0	0	1.250
0	1	1	0	1	1.225
0	1	1	1	0	1.200
0	1	1	1	1	1.175
1	0	0	0	0	1.150
1	0	0	0	1	1.125
1	0	0	1	0	1.100
1	0	0	1	1	1.075
1	0	1	0	0	1.050
1	0	1	0	1	1.025
1	0	1	1	0	1.000
1	0	1	1	1	0.975
1	1	0	0	0	0.950
1	1	0	0	1	0.925
1	1	0	1	0	0.900
1	1	0	1	1	0.875
1	1	1	0	0	0.850
1	1	1	0	1	0.825
1	1	1	1	0	0.800
1	1	1	1	1	Shutdown




VCC_CORE_S0 feedback

Timing diagram for VID0-PWM to VID4-PAD. The diagram shows five rows of signals, each with a period of 100ns and a pulse width of 20ns. The signals are color-coded: VID0 PWM is red, VID0-PAD is blue; VID1 PWM is red, VID1-PAD is blue; VID2 PWM is red, VID2-PAD is blue; VID3 PWM is red, VID3-PAD is blue; VID4 PWM is red, VID4-PAD is blue.

Signal	Period (ns)	Pulse Width (ns)
VID0 PWM	100	20
VID0-PAD	100	20
VID1 PWM	100	20
VID1-PAD	100	20
VID2 PWM	100	20
VID2-PAD	100	20
VID3 PWM	100	20
VID3-PAD	100	20
VID4 PWM	100	20
VID4-PAD	100	20



SYSTEM DC/DC
3D3V_S5/5V_S5










TI TPS5130 for 2.5V, 1.2V, 1.8V

$V_o = (R1 \cdot 0.85) / R2 + 0.85$


(2D5V=>CH1 , 1D2V=>CH2 , 1D8V =>CH3)



PWM_SEL	Condition	Voltage
H	Auto PWM/SKIP	2.2V(Min)~
L	PWM fixed (300KHz)	~0.3V(Max)





LDO SETTING




PWM_SEL	Condition	Voltage
H	Auto PWM/SKIP	2.2V(Min)~
L	PWM fixed (300KHz)	~0.3V(Max)


TI TPS5130 for 2D5V, 1D2V, 1D8V
(2D5V=>CH1 , 1D2V=>CH2 , 1D8V =>CH3)




(Power Team)




$$V_{out} = 1.23 * (R_a / R_b)$$





Adaptor in to generate DCBATOUT







BATTERY CONNECTOR




Low3 Circuit :




M26 : VRAM IS 1.8V
M24 : VRAM IS 2.5V




ADD ASIC DECOUPLING FOR ALL POWER AS REQUIRED
PLACED CLOSE TO THE POWER/GND PINS
WITH AS MANY AS POSSIBLE PLACED UNDER THE ASIC



All dampings in this page must near the VRAM.



Layout trace 20 mil




緯創資通




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ATI VRAM (1/2)			
Size A3	Document Number		Rev
	Bolsena		SA
Date:	Tuesday, December 28, 2004	Sheet 52 of	58


All dampings in this page must near the VRAM.



M26 : VRAM IS 1.8V
M24 : VRAM IS 2.5V ONLY 1.8 'OR' 2.5 SHORT




Dummy when use UMA



Dummy when use UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
VGA SELECTOR			
Size	Document Number	Rev	
A3	Bolsena	SA	
Date:	Tuesday, December 28, 2004	Sheet	54 of 58


FAN5234 FOR VGA_Core




$$R_{lim} = (11.2 / I_{lim}) * ((100 + R_{sense}) / R_{dson})$$



$$V_o = 1.20V, R_{811} = 0.698Kohm(R3F) \Rightarrow V_o(cal.) = 1.2141V \text{ for M26/M24}$$

?M24/M26 POWER PLAY (GPIO_PWRCNTL)
high (3.3V) = set lower core voltage (VDDC = 1.0V)
low (0V) = set higher core voltage (VDDC = 1.2V)





PRINT PORT



Dummy when no EZ4