



#

- SA to SB need to check
1. connect G781 Thermal Alert pin to VGA_GPIO14
 2. ene KBC P165 LPCRST# , we suggest pull low avoid leakage
 3. Clk to NB need to add Cap. when the trace change layer.
 4. check page 9. what is the value of R481,R486, R498 and R499 is 100 ohm or 12 ohm.
 5. check page 15, if on discrete mode does the 1D8V_S0 power for lvds should dummy or still conect on power plan.
 6. check page 19, can the 0 ohm resistance be dummied on P.19 right hand side?
 7. check page 20, R203's voltage on pin 2.
 8. page 21. check when the unused USB pin should be pull down or floating.
 9. Can R471 change to common value?
 10. check giga lan and 10/100 connect. Does them the same or can chose a cheaper one?
 11. page 38. 12VGATE_S0 can decreased resistance.
 12. Does the 1D5V_VGA_S0 can come from TPS5130?


Schematic change:
R659, change from 0R2 to 10Kr2





HTT for CPU sideA
Transmit power
and NB sideA Receive
power

HTT for CPU sideB
Receive power
and NB sideA
Transmit power



LAYOUT: Place bypass cap on topside of board near
HTT power pins that are not connected directly to
downstream HTT device, but connected internally to
other HTT power pins.


62.10030.041

By ME request U11 P/N:
Main 62.10030.041
Second 62.10053.191
Third 62.10053.201

BGA754-SKT-U

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU(1/4) HyperTransport I/F	
Size	Document Number
A3	SNIFE
Date: Thursday, November 18, 2004	Sheet 4 of 56
Rev	SA


2D5V_VDDA_S0




KEMET, NT: 5.7, B2 size
 ST100U4VBM-1 (80.10716.321)
 Iripple=1.1A, ESR=70mohm
 SANYO, NT: 6.1
 Iripple=1.1A, ESR=70mohm
 3.5/2.8/2.0
 77.21071.031

AMD suggest voltage
 from 2D5V_S0 to 2D5V_S3
 differentially impedance 100

LAYOUT: Route VDDA trace approx.
 50 mils wide (use 2x25 mil traces to
 exit ball field) and 500 mils long.



HDT Connectors



Validation Test Points

LAYOUT: Place close to the CPU.

NC C15 TP66
 NC AE23 TP51
 NC AF23 TP52
 NC AF22 TP53
 NC AF21 TP54

LDT_RST# TP60
 CLKIN TP58
 CLKIN# TP59
 CORE_SENSE TP56
 TP76
 VDDIOFB TP77
 VDDIOSENSE TP74
 NC AE24 TP65
 NC AF24 TP57


ThermTrip#
 THERMDA
 THERMDC
 VID4
 VID3
 VID2
 VID1
 VID0
 AG18 NC AG18 TP62
 AH18 NC AH18 TP63
 AG17 NC AG17
 AJ18 NC AJ18

LAYOUT: Route FBCLKOUT_H/L
 differentially impedance 80




DBREQ_L
 NC_D20
 NC_C21
 NC_D18
 NC_C19
 NC_B19
 TDO
 NC_AF18
 NC_D22
 NC_C22

Connect to VDDIO for AMD suggest.



THERMTRIP#Level shift to SB400

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsien 221, Taiwan, R.O.C.



M_AA0	112	A0
M_AA1	111	A1
M_AA2	110	A2
M_AA3	109	A3
M_AA4	108	A4
M_AA5	107	A5
M_AA6	106	A6
M_AA7	105	A7
M_AA8	102	A8
M_AA9	101	A9
M_AA10	115	A10 / AP
M_AA11	100	A11
M_AA12	99	A12
M_ABS#0	117	BA0
M_ABS#1	116	BA1
M_DATA R 0	5	DQ0
M_DATA R 1	7	DQ1
M_DATA R 2	13	DQ2
M_DATA R 3	17	DQ3
M_DATA R 4	6	DQ4
M_DATA R 5	8	DQ5
M_DATA R 6	14	DQ6
M_DATA R 7	18	DQ7
M_DATA R 8	19	DQ8
M_DATA R 9	29	DQ9
M_DATA R 10	23	DQ10
M_DATA R 11	31	DQ11
M_DATA R 12	20	DQ12
M_DATA R 13	24	DQ13
M_DATA R 14	30	DQ14
M_DATA R 15	32	DQ15
M_DATA R 16	41	DQ16
M_DATA R 17	43	DQ17
M_DATA R 18	49	DQ18
M_DATA R 19	53	DQ19
M_DATA R 20	42	DQ20
M_DATA R 21	44	DQ21
M_DATA R 22	54	DQ22
M_DATA R 23	50	DQ23
M_DATA R 24	55	DQ24
M_DATA R 25	59	DQ25
M_DATA R 26	65	DQ26
M_DATA R 27	67	DQ27
M_DATA R 28	56	DQ28
M_DATA R 29	60	DQ29
M_DATA R 30	66	DQ30
M_DATA R 31	68	DQ31
M_DATA R 32	127	DQ32
M_DATA R 33	129	DQ33
M_DATA R 34	135	DQ34
M_DATA R 35	139	DQ35
M_DATA R 36	128	DQ36
M_DATA R 37	130	DQ37
M_DATA R 38	136	DQ38
M_DATA R 39	140	DQ39
M_DATA R 40	141	DQ40
M_DATA R 41	145	DQ41
M_DATA R 42	151	DQ42
M_DATA R 43	153	DQ43
M_DATA R 44	142	DQ44
M_DATA R 45	146	DQ45
M_DATA R 46	152	DQ46
M_DATA R 47	154	DQ47
M_DATA R 48	165	DQ48
M_DATA R 49	163	DQ49
M_DATA R 50	171	DQ50
M_DATA R 51	175	DQ51
M_DATA R 52	164	DQ52
M_DATA R 53	166	DQ53
M_DATA R 54	172	DQ54
M_DATA R 55	176	DQ55
M_DATA R 56	177	DQ56
M_DATA R 57	181	DQ57
M_DATA R 58	187	DQ58
M_DATA R 59	189	DQ59
M_DATA R 60	178	DQ60
M_DATA R 61	182	DQ61
M_DATA R 62	188	DQ62
M_DATA R 63	190	DQ63

NORMAL TYPE

/CS0	121	A0
/CS1	122	A1
M_CKE#0	96	A3
M_CKE#1	95	A4
M_DQS R0	11	A5
M_DQS R1	25	A6
M_DQS R2	47	A7
M_DQS R3	61	A8
M_DQS R4	133	A9
M_DQS R5	147	A10 / AP
M_DQS R6	169	A11
M_DQS R7	183	A12
M_ABS#0	117	BA0
M_ABS#1	116	BA1
M_DATA R0	12	DQ0
M_DATA R1	26	DQ1
M_DATA R2	48	DQ2
M_DATA R3	62	DQ3
M_DATA R4	134	DQ4
M_DATA R5	148	DQ5
M_DATA R6	170	DQ6
M_DATA R7	184	DQ7
M_DATA R8	19	DQ8
M_DATA R9	23	DQ9
M_DATA R10	37	DQ10
M_DATA R11	160	DQ11
M_DATA R12	158	DQ12
DDR CLK0	89	DQ13
DDR CLK#0	91	DQ14
SMBC_SB	195	DQ15
SMDB_SB	193	DQ16
SA0	194	DQ17
SA1	196	DQ18
SA2	198	DQ19
VDD	9	DQ20
VDD	10	DQ21
VDD	21	DQ22
VDD	22	DQ23
VDD	33	DQ24
VDD	34	DQ25
VDD	36	DQ26
VDD	45	DQ27
VDD	46	DQ28
VDD	57	DQ29
VDD	58	DQ30
VDD	69	DQ31
VDD	70	DQ32
VDD	81	DQ33
VDD	82	DQ34
VDD	92	DQ35
VDD	93	DQ36
VDD	94	DQ37
VDD	113	DQ38
VDD	114	DQ39
VDD	131	DQ40
VDD	132	DQ41
VDD	143	DQ42
VDD	144	DQ43
VDD	155	DQ44
VDD	156	DQ45
VDD	157	DQ46
VDD	167	DQ47
VDD	168	DQ48
VDD	179	DQ49
VDD	180	DQ50
VDD	191	DQ51
VDD	192	DQ52
VSS	3	DQ53
VSS	4	DQ54
VSS	15	DQ55
VSS	16	DQ56
VSS	27	DQ57
VSS	28	DQ58
VSS	38	DQ59
VSS	39	DQ60
VSS	40	DQ61
VSS	51	DQ62
VSS	52	DQ63
VSS	63	DQ64
VSS	64	DQ65
VSS	75	DQ66
VSS	76	DQ67
VSS	87	DQ68
VSS	88	DQ69
VSS	90	DQ70
VSS	103	DQ71
VSS	104	DQ72
VSS	125	DQ73
VSS	126	DQ74
VSS	137	DQ75
VSS	138	DQ76
VSS	149	DQ77
VSS	150	DQ78
VSS	159	DQ79
VSS	161	DQ80
VSS	162	DQ81
VSS	173	DQ82
VSS	174	DQ83
VSS	185	DQ84
VSS	186	DQ85
VSS	202	DQ86

M_ADM#0
M_ADM#1
M_ADM#2
M_ADM#3
M_ADM#4
M_ADM#5
M_ADM#6
M_ADM#7

M_CLK5 5.9
M_CLK#5 5.9
M_CLK7 5.9
M_CLK#7 5.9

NOT SUPPORT ECC CHECK
AMD suggested pull-low

M_BA0	112	A0
M_BA1	111	A1
M_BA2	110	A2
M_BA3	109	A3
M_BA4	108	A4
M_BA5	107	A5
M_BA6	106	A6
M_BA7	105	A7
M_BA8	102	A8
M_BA9	101	A9
M_BA10	115	A10 / AP
M_BA11	100	A11
M_BA12	99	A12
M_BBS#0	117	BA0
M_BBS#1	116	BA1
M_DATA R 0	5	DQ0
M_DATA R 1	7	DQ1
M_DATA R 2	13	DQ2
M_DATA R 3	17	DQ3
M_DATA R 4	6	DQ4
M_DATA R 5	8	DQ5
M_DATA R 6	14	DQ6
M_DATA R 7	18	DQ7
M_DATA R 8	19	DQ8
M_DATA R 9	23	DQ9
M_DATA R 10	37	DQ10
M_DATA R 11	31	DQ11
M_DATA R 12	20	DQ12
M_DATA R 13	24	DQ13
M_DATA R 14	30	DQ14
M_DATA R 15	32	DQ15
M_DATA R 16	41	DQ16
M_DATA R 17	43	DQ17
M_DATA R 18	49	DQ18
M_DATA R 19	53	DQ19
M_DATA R 20	42	DQ20
M_DATA R 21	44	DQ21
M_DATA R 22	54	DQ22
M_DATA R 23	50	DQ23
M_DATA R 24	55	DQ24
M_DATA R 25	59	DQ25
M_DATA R 26	65	DQ26
M_DATA R 27	67	DQ27
M_DATA R 28	56	DQ28
M_DATA R 29	60	DQ29
M_DATA R 30	66	DQ30
M_DATA R 31	68	DQ31
M_DATA R 32	127	DQ32
M_DATA R 33	129	DQ33
M_DATA R 34	135	DQ34
M_DATA R 35	139	DQ35
M_DATA R 36	128	DQ36
M_DATA R 37	130	DQ37
M_DATA R 38	136	DQ38
M_DATA R 39	140	DQ39
M_DATA R 40	141	DQ40
M_DATA R 41	145	DQ41
M_DATA R 42	151	DQ42
M_DATA R 43	153	DQ43
M_DATA R 44	142	DQ44
M_DATA R 45	146	DQ45
M_DATA R 46	152	DQ46
M_DATA R 47	154	DQ47
M_DATA R 48	165	DQ48
M_DATA R 49	163	DQ49
M_DATA R 50	171	DQ50
M_DATA R 51	175	DQ51
M_DATA R 52	164	DQ52
M_DATA R 53	166	DQ53
M_DATA R 54	172	DQ54
M_DATA R 55	176	DQ55
M_DATA R 56	177	DQ56
M_DATA R 57	181	DQ57
M_DATA R 58	187	DQ58
M_DATA R 59	189	DQ59
M_DATA R 60	178	DQ60
M_DATA R 61	182	DQ61
M_DATA R 62	188	DQ62
M_DATA R 63	190	DQ63

M_BRAS#
M_BCAS#
M_BWE#


Layout trace 20 mil


REVERSE TYPE






/CS0	121	A0
/CS1	122	A1
M_CKE#1	96	A3
M_CKE#1	95	A4
M_DQS R0	11	A5
M_DQS R1	25	A6
M_DQS R2	47	A7
M_DQS R3	61	A8
M_DQS R4	133	A9
M_DQS R5	147	A10 / AP
M_DQS R6	169	A11
M_DQS R7	183	A12
M_ABS#0	117	BA0
M_ABS#1	116	BA1
M_DATA R 0	5	DQ0
M_DATA R 1	7	DQ1
M_DATA R 2	13	DQ2
M_DATA R 3	17	DQ3
M_DATA R 4	6	DQ4
M_DATA R 5	8	DQ5
M_DATA R 6	14	DQ6
M_DATA R 7	18	DQ7
M_DATA R 8	19	DQ8
M_DATA R 9	23	DQ9
M_DATA R 10	37	DQ10
M_DATA R 11	31	DQ11
M_DATA R 12	20	DQ12
M_DATA R 13	24	DQ13
M_DATA R 14	30	DQ14
M_DATA R 15	32	DQ15
M_DATA R 16	41	DQ16
M_DATA R 17	43	DQ17
M_DATA R 18	49	DQ18
M_DATA R 19	53	DQ19
M_DATA R 20	42	DQ20
M_DATA R 21	44	DQ21
M_DATA R 22	54	DQ22
M_DATA R 23	50	DQ23
M_DATA R 24	55	DQ24
M_DATA R 25	59	DQ25
M_DATA R 26	65	DQ26
M_DATA R 27	67	DQ27
M_DATA R 28	56	DQ28
M_DATA R 29	60	DQ29
M_DATA R 30	66	DQ30
M_DATA R 31	68	DQ31
M_DATA R 32	127	DQ32
M_DATA R 33	129	DQ33
M_DATA R 34	135	DQ34
M_DATA R 35	139	DQ35
M_DATA R 36	128	DQ36
M_DATA R 37	130	DQ37
M_DATA R 38	136	DQ38
M_DATA R 39	140	DQ39
M_DATA R 40	141	DQ40
M_DATA R 41	145	DQ41
M_DATA R 42	151	DQ42
M_DATA R 43	153	DQ43
M_DATA R 44	142	DQ44
M_DATA R 45	146	DQ45
M_DATA R 46	152	DQ46
M_DATA R 47	154	DQ47
M_DATA R 48	165	DQ48
M_DATA R 49	163	DQ49
M_DATA R 50	171	DQ50
M_DATA R 51	175	DQ51
M_DATA R 52	164	DQ52
M_DATA R 53	166	DQ53
M_DATA R 54	172	DQ54
M_DATA R 55	176	DQ55
M_DATA R 56	177	DQ56
M_DATA R 57	181	DQ57
M_DATA R 58	187	DQ58
M_DATA R 59	189	DQ59
M_DATA R 60	178	DQ60
M_DATA R 61	182	DQ61
M_DATA R 62	188	DQ62
M_DATA R 63	190	DQ63

M_BRAS#
M_BCAS#
M_BWE#

DDR-SODIMM-R-U2

M_CS#2	5,9	
M_CS#3	5,9	
M_CKE#1	5,9	
M_ADM#0		
M_ADM#1		
M_ADM#2		
M_ADM#3		
M_ADM#4		
M_ADM#5		
M_ADM#6		
M_ADM#7		
M_CLK4	5,9	
M_CLK#4	5,9	
M_CLK6	5,9	
M_CLK#6	5,9	
SMBC_SB	3,21	
SMBD_SB	3,21	
		





CLAW HAMMER TO NB

NB TO CLAW HAMMER

4 CPUCADOUT[15..0] >>>
4 CPUCADOUTJ[15..0] >>>

CPUCADOUT15 T26 HT_RXCAD15P
CPUCADOUT14 R26 HT_RXCAD15N
CPUCADOUT14 U25 HT_RXCAD14P
CPUCADOUT13 U24 HT_RXCAD14N
CPUCADOUT13 V26 HT_RXCAD13P
CPUCADOUT12 U26 HT_RXCAD13N
CPUCADOUT12 W25 HT_RXCAD12P
CPUCADOUT12 W24 HT_RXCAD12N
CPUCADOUT11 AA25 HT_RXCAD11P
CPUCADOUT11 AA24 HT_RXCAD11N
CPUCADOUT10 AB26 HT_RXCAD10P
CPUCADOUT9 AA26 HT_RXCAD10N
CPUCADOUT9 AC25 HT_RXCAD9P
CPUCADOUT8 AC24 HT_RXCAD9N
CPUCADOUT8 AD26 HT_RXCAD8P
CPUCADOUT8 AC26 HT_RXCAD8N

CPUCADOUT7 R23 HT_RXCAD7P
CPUCADOUT7 R28 HT_RXCAD7N
CPUCADOUT6 T30 HT_RXCAD6P
CPUCADOUT6 R30 HT_RXCAD6N
CPUCADOUT5 T28 HT_RXCAD5P
CPUCADOUT5 T29 HT_RXCAD5N
CPUCADOUT4 V29 HT_RXCAD4P
CPUCADOUT4 U23 HT_RXCAD4N
CPUCADOUT3 Y30 HT_RXCAD3P
CPUCADOUT3 W30 HT_RXCAD3N
CPUCADOUT2 Y28 HT_RXCAD2P
CPUCADOUT2 Y29 HT_RXCAD2N
CPUCADOUT1 AB29 HT_RXCAD1P
CPUCADOUT1 AA23 HT_RXCAD1N
CPUCADOUT0 AC23 HT_RXCAD0P
CPUCADOUT0 AC28 HT_RXCAD0N

4 CPUHTTCLKOUT1 >>> CPUHTTCLKOUT1 Y26 HT_RXCLK1P
4 CPUHTTCLKOUTJ1 >>> CPUHTTCLKOUTJ1 W26 HT_RXCLK1N

4 CPUHTTCLKOUT0 >>> CPUHTTCLKOUT0 W29 HT_RXCLK0P
4 CPUHTTCLKOUTJ0 >>> CPUHTTCLKOUTJ0 W28 HT_RXCLK0N

4 CPUHTTCTLOUT0 >>> CPUHTTCTLOUT0 P29 HT_RXCTLP
4 CPUHTTCTLOUTJ0 >>> CPUHTTCTLOUTJ0 N29 HT_RXCTLN

1D2V_HT0A_S0 R94 1 2 4909R2F HT_RXCALN D27 HT_RXCALN
R87 1 2 4909R2F HT_RXCALP E27 HT_RXCALP

U20A

PART 10F6

HYPER TRANSPORT CPU I/F

HT_TXCAD15P R24 NB0CADOUT15
HT_TXCAD15N R25 NB0CADOUTJ15
HT_TXCAD14P N26 NB0CADOUT14
HT_TXCAD14N P26 NB0CADOUTJ14
HT_TXCAD13P N24 NB0CADOUT13
HT_TXCAD13N N25 NB0CADOUTJ13
HT_TXCAD12P L26 NB0CADOUT12
HT_TXCAD12N M26 NB0CADOUTJ12
HT_TXCAD11P J26 NB0CADOUT11
HT_TXCAD11N K26 NB0CADOUTJ11
HT_TXCAD10P J24 NB0CADOUT10
HT_TXCAD10N J25 NB0CADOUTJ10
HT_TXCAD9P G26 NB0CADOUT9
HT_TXCAD9N H26 NB0CADOUTJ9
HT_TXCAD8P G24 NB0CADOUT8
HT_TXCAD8N G25 NB0CADOUTJ8

HT_TXCAD7P L30 NB0CADOUT7
HT_TXCAD7N M30 NB0CADOUTJ7
HT_TXCAD6P L28 NB0CADOUT6
HT_TXCAD6N L29 NB0CADOUTJ6
HT_TXCAD5P J29 NB0CADOUT5
HT_TXCAD5N K29 NB0CADOUTJ5
HT_TXCAD4P H30 NB0CADOUT4
HT_TXCAD4N H29 NB0CADOUTJ4
HT_TXCAD3P E29 NB0CADOUT3
HT_TXCAD3N E28 NB0CADOUTJ3
HT_TXCAD2P D30 NB0CADOUT2
HT_TXCAD2N E30 NB0CADOUTJ2
HT_TXCAD1P D28 NB0CADOUT1
HT_TXCAD1N D29 NB0CADOUTJ1
HT_TXCAD0P B29 NB0CADOUT0
HT_TXCAD0N C29 NB0CADOUTJ0


HT_TXCLK1P L24 NB0HTTCLKOUT1 >>> NB0HTTCLKOUT1 4
HT_TXCLK1N L25 NB0HTTCLKOUTJ1 >>> NB0HTTCLKOUTJ1 4

HT_TXCLK0P F29 NB0HTTCLKOUT0 >>> NB0HTTCLKOUT0 4
HT_TXCLK0N G29 NB0HTTCLKOUTJ0 >>> NB0HTTCLKOUTJ0 4


HT_TXCTLP M29 NB0HTTCTLOUT >>> NB0HTTCTLOUT 4
HT_TXCTLN M28 NB0HTTCTLOUTJ >>> NB0HTTCTLOUTJ 4

HT_TXCALP B28 HT_TXCALR80 1 2 100R2F
HT_TXCALN A28 HT_TXCALN

NB0CADOUT[15..0] 4
NB0CADOUTJ[15..0] 4





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Connect MEM_VREF to VDD_MEM/2
PA_RS480F1.PDF


When disable local frame buffer,
VDD_MEM connect to 2D5V_S3, MEM_VMODE
connect to GND, MEM_VREF connect to
2D5V_S3, MPVDD connected to 1D8V
DSG-215-RS480-04.PDF


LANE REVERSE





Do not stuff when using M26



LANE REVERSE









Do not stuff when using UMA




CRT




CRT CONN

200mA Rating/Spec 500mA




By ME request CRT1 P/N:
Main 20.B0026.A15
Second 20.B0034.015

TV CONN




By ME request TV1 P/N:
Main 22.10021.A91
Second 22.10021.B01



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CRT / TV		
Size	Document Number	Rev
A3	SNIFE	SA
Date: Thursday, November 18, 2004		
Sheet 16 of 56		


INVERTER/LED




LCD CONN

TOP VIEW

LCD CONN





LCD POWER





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			INV / LCD		
Size	Document Number		Rev		SA
A3	SNIPE				
Date:	Thursday, November 18, 2004		Sheet	17	of 56










REQUIRED SYSTEM STRAPS


	ACPWRON	AC_SDOUT	RTC_CLK	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	PCI_CLK6	PCI_CLK7	PCI_CLK8
STRAP HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	SIO 24MHz	48MHZ-Clock Input Buffer DEFAULT	USB PHY PWRDOWN DISABLE DEFAULT	USB INT PLL48 DEFAULT	14MHZ OSC MODE DEFAULT	CPU I/F=K8 DEFAULT	ROM TYPE H,H=PCI (X Bus) ROM H,L=LPC ROM I	
STRAP LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	EXTENNAL RTC (NOT SUPPORTED W/IT8712)	SIO 48MHz DEFAULT	48MHZ-Crytsal Pad	USB PHY PWRDOWN ENABLE	USB EXT. 48MHZ	14MHZ XTAL MODE	CPU I/F=P4	L,H=LPC ROM II L,L=Firmware Hub ROM	





DEBUG STRAPS

	PDAK#	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH	USE LONG RESET DEFAULT	RESERVED	RESERVED	RESERVED	RESERVED	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	RESERVED
STRAP LOW	USE SHORT RESET					USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	


G791 Thermal sensor & Fan controller




USB PORT



BLUETOOTH MODULE CONNECTOR



MDC 1.5 CONNECTOR



21 USB_PN0

21 USB_PP0

21 USB_PN1






21 USB_PP1

21 USB_PN2

21 USB_PP2

21 USB_PN3

21 USB_PP3




By Sourcer request change P/N:
From 22.10218.701
To 22.10218.F51


By ME request P/N:
Main 22.10218.F51
Second 22.10218.F41


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
USB and MDC		
Size	Document Number	Rev
A3	SNPIE	SA
Date:	Thursday, November 18, 2004	Sheet 24 of 56

HDD


By ME request change P/N:
from 20.F0385.044
to 20.F0385.A44

CDROM






1394 Connector









By ME request SKT2 P/N:
Main 20.90036.001
Second 22.10245.141


Power switch



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]

Do not stuff
when using 10/100




PCI AD27
PCI AD26
PCI AD25
PCI AD24
PCI CBE#3
LDVDD
LAN_IDSEL
PCI AD23
PCI AD22
PCI AD21

LDVDD
PCI IRDY#
PCI FRAME#
PCI CBE#2
PCI AD16
PCI AD17
PCI AD18
PCI AD19
LDVDD
PCI AD20


PCI_IRDY# 18.27.31
PCI_FRAME# 18.27.31

3D3V_LAN_S5




Link: Green - 10Mbps/802.11b
 Orange - 100Mbps/802.11a
 Yellow - 1Gbps


Activity: Yellow



By ME request for
 10/100 LAN change P/N:
 From 22.10177.621
 To 22.10177.731
 By ME request for
 GigaLAN JK1 P/N:
 Main 22.10177.601
 Second 22.10245.771
 By ME request change P/N:
 From 20.D0121.102
 To 21.D0010.102



Do not stuff
 when using GLAN




10/100M Lan Transformer

By Sourcer request change P/N:
 From 68.H0013.301
 To 68.0H80P.301


Do not stuff
 when using 10/100

By Sourcer request change P/N:
 From 68.H5015.301
 To 68.02402.30A

GIGA Lan Transformer



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.




Stuff for RTL8100C

Do not stuff
 when using GLAN


For 10/100 Cap. change
 to SCD1U


MINI-PCI






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
MINI-PCI		
Size	Document Number	Rev
A3	SNIFE	SA
Date:	Thursday, November 18, 2004	Sheet 31 of 56









Internal KeyBoard CONN





EMI Bypass cap.






PLCC32 Socket P/N:
SSKT3262.10002.032
SSKT32 62.10005.032





Infineon FIR Module




PANEL ID DEFINE				
PANEL_ID3	PANEL_ID2	PANEL_ID1	PANEL_ID0	VENDORS
0	0	0	0	15" SXGA+
0	0	0	1	Hydis (14") SPWG
0	0	1	0	15" WIDE
0	0	1	1	Hitachi (15")
0	0	1	1	AU (15")
0	0	1	1	CMO (15")
0	1	0	0	CMO (14")
0	1	0	1	AU (14")
0	1	1	0	AU (14") **
0	1	1	1	No Panel




Note : AU (友達), CMO (奇美), ** : With Digitizer


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
SUPER IO NC87381			
Size A3	Document Number		Rev SA
SNIPE			
Date: Thursday, November 18, 2004	Sheet	37 of	56



Intersil 6559CR + ISL6207CB*3 (Dummy *1)








SYSTEM DC/DC

3D3V_S5/5V_S5



I_{omax}=4.0A
OCP: 8A~9.5A

KEMET, NT=6.6
ST150U6D3VDM-9
80.15715.191
ESR=40mohm
I_{ripple}=1.7A
7.3/4.3/1.9

T_{on} = VCC : 200KHz/300KHz
T_{on} = GND : 400KHz/500KHz
(5V/3D3V)


30mA MAX.

OCP Setting
30mA MAX.

SC: 3.3V
R186=>20KR3F
OCP:
Main Source
Adapter=10.6A
Battery=10.4A
Second Source
Adapter=9.4A
Battery=9.2A

SC: 5V
R214=>40K2R3F
OCP:
Main Source
Adapter=12.6A
Battery=11.6A
Second Source
Adapter=16.4A
Battery=14.4A

I_{omax}=6A
OCP: 12~14A



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

5V_UP_S5/3D3V_S5/5V_S5

Size

A3

Document Number

SA

Date

Thursday, November 18, 2004

Sheet

43

of


56

TI TPS5130 for 2.5V, 1.2V, 1.8V

$$V_o = (R1 \cdot 0.85) / R2 + 0.85$$


(2D5V=>CH1 , 1D2V=>CH2 , 1D8V =>CH3)

For 1.2V
SETTING=1.2172V




close to IC

For 1.8V
SETTING=1.8275V




close to IC

For 2.5V
SETTING=2.516V



close to IC







TPS5130

LDO SETTING

	Condition	Voltage
PWM_SEL	H : Auto PWM/SKIP	2.2V (Min) ~
	L : PWM fixed (300KHz)	~0.3V (Max)



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

TI TPS5130 for 2D5V, 1D2V, 1D8V
(2D5V=>CH1 , 1D2V=>CH2 , 1D8V =>CH3)




5V AUX S5


5/17 power team change




Trace Length=1cm (500mils)
Trace Width=8mils
Trace Resistance>25mohm



Adaptor in to generate DCBATOUT





BATTERY CONNECTOR




緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		DC/DC (1/2) -- 5V / 3.3V / 2.5V	
Size	Document Number	Rev	
A3	SNIEP	SA	
Date:	Thursday, November 18, 2004	Sheet	48 of 56





All dampings in this page must near the VRAM.



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

FAN5234 FOR VGA_Core

