

Membership
Frank
John
Summer
Felix


Project Code : 91.41I01.001

M/B: 48.41I01.0SA
(04201-SB)

L/H: 48.41I01.0SB()

BAT B/D:
48.41I01.0SB(03386)

Clock Gen
CY28409



POWER BOARD SYSTEM DC/DC

MAX1999 / FD69412 / TPS5130 / APL5308-18A

INPUT	OUTPUT
1D5V_S5	1D5V_S0
1D5V_S5	1D5V_AGP_S0
1D5V_S5	1D8V_S0
3D3V_S0	
2D5V_S3	2D5V_S0
3D3V_S5	3D3V_S3
3D3V_S5	3D3V_S0
3D3V_S5	3D3V_LAN_S5
5V_S5	5V_S3
5V_S5	5V_S0
DCBATOUT	2D5V_S3
	1D5V_S5
	NVDD_AGP_S0

CHARGER

Tiny12 / MAXI645

INPUT	OUTPUT
AD+ or BT+	DCBATOUT
AD+	BT+

DDR & VDDR DC/DC

TPS5130 P.47 / APL5331 P.55 /

INPUT	OUTPUT
DCBATOUT	DDR_VDD
2D5V_S3	DDR_VDD
	DDR_VTT
	1D25V_S0

CPU VCC CORE DC/DC

DESKTOP CPU
Controller-LSL6247 P.44 / Drive-LSL6207 * 3 (3 Phase)



INPUT	OUTPUT
DCBATOUT	VCC_CORE
RANGE	RANGE
V_VID	V_VID
1D2V_VID(Northwood only)	V_VID
VCC_CORE	VCC_CORE


(NORTHWOOD) CPU only

Wistron Corporation	
21F, 8th, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title: Block diagram	
Author: YuhinaME	Rev: SB
Date: Wednesday, January 07, 2004	Sheet: 1 of 58

PCI device TABLE

DEVICE	IDSEL	PCI IRQ	REQ#/GNT#	DEVICE NO.	BUS	FUNC
Mini-PCI	AD22	P_IRQC#	REQ3#/GNT3#	6	2	0
LAN REL8101L	AD21	P_IRQD#	REQ4#/GNT4#	5	2	0
CARDBUS / 1394	AD20	P_IRQE# / P_IRQF# , P_IRQG# / P_IRQH#	REQ1#/GNT1#	4	2	0
AGP(VGA)		P_IRQA#	AGP REQ# / AGP_GNT#			
HUB I/F to PCI bridge	AD14			30	0	0
PCI to LPC bridge	AD15			31	0	0
IDE Controller	AD15			31	0	1
SMBUS	AD15			31	0	3
AC'97 Audio controller	AD15			31	0	5
AC'97 Modem controller	AD15			31	0	6
USB UHCI Controller#1	AD13			29	0	0
USB UHCI Controller#2	AD13			29	0	1
USB UHCI Controller#3	AD13			29	0	2
USB 2.0 EHCI Controller	AD13			29	0	7
SATA Controller (reserve)	AD15			31	0	2





FSA	FSB	CPU
0	0	100MHz Host Clock
1	0	133MHz Host Clock
0	1	200MHz Host Clock
1	1	166MHz Host Clock

0	MID	REF/N
1	MID	MI-Z

0 = 0 ~ 0.8V
MID = 1 ~ 1.8V
1 = >2.0V

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Clock Generator (CY28409ZC)

Size

A3

Document Number

YuhinaME

Date

Thursday, January 08, 2004

Sheet



3

of


58

Rev


SB





10U/X7R 1210 DECOUPLING CAPS
8X IN SOCKET CAVITY
10X IN CRB
CHIP CAP C 10U 6.3V M0805 X5R
12X



10U/X7R 1210 DECOUPLING CAPS
10X AROUND SOCKET
28X IN CRB
CHIP CAP C 10U 6.3V M0805 X5R
10X



0.1U/X5R 0603 DECOUPLING CAPS
20X AROUND SOCKET
0.47U/X5R 0603 10X IN CRB
ALL CAPS DUMMY / INTEL CRB




CHANGE NOTES


CHANGE SC10U10V-U P/N:78.10613.2A1 (1210) (X7R)


P/N:78.10620.221 (1206) (X7R)

P/N:78.10610.521 (1206) (X5R)









Design Note:
Pin AR31 Connects
to Power in the
package!


Isolate VTT of GMCH from
VCORE of Processor

GMCH_VTT => Prescott : 1.225V
Northwood : 1.45V
(Source 2A and sink 600mA in
normal operation)




SERIES DAMPING

PLACE RNs CLOSE TO DM0, < 0.75"
STRICT EQUAL LENGTH
LIMITATION WITH DQS, CB PINS






PARALLEL TERMINATION

PULL HIGH STUBS < 0.8", Command < 0.25", PLACE
RPs CLOSE TO DM1 NO EQUAL LENGTH
LIMITATION



Control signals use Topology 2



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.
Title Channel A SO-DIMM TERMINATION		
Size A3	Document Number YuhinaME	Rev SB
Date: Thursday, January 08, 2004 Sheet 13 of 58		

REVERSE TYPE

Channel B (DIMM0)

PLACE ONE 0.1 and ONE 0.01 CAP CLOSE TO EVERY 4
PULL-UP TERMINATION RESISTORS

PLACE CAPS BETWEEN AND NEAR DDR SKTS
PLACE EACH 0.1UF CAP CLOSE TO POWER
PIN

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Channel B SO-DIMM Socket

Size

Document Number

Custom

YuhinaME

Rev

SB

Date



Thursday, January 08, 2004

Sheet

14


of

58




SERIES DAMPING

PLACE RNs CLOSE TO DM0, < 0.75"
STRICT EQUAL LENGTH
LIMITATION WITH DQS, CB PINS









PARALLEL TERMINATION


PULL HIGH STUBS < 0.8", Command < 0.25", PLACE
RPs CLOSE TO DM1 NO EQUAL LENGTH
LIMITATION





Control signals use Topology 2









CRT





DDC_CLK & DATA level shift



CRT CONN



TV CONN



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT / TV			
Size A3	Document Number YuhinaME		Rev SB
Date:	Thursday, January 08, 2004	Sheet	21 of 58

INVERTER/LED

TOP VIEW

INV CONN

CHECK


TOP VIEW

LCD CONN

LCD POWER


LCD CONN











LAN Connector



		Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN Connector			
Size A3	Document Number	YuhinaME	Rev SB
Date:	Thursday, January 08, 2004	Sheet 27 of	58





USB CONN






[illegible]

A_CC/BE#[3..0] 31
B_CC/BE#[3..0] 31
A_CAD[31..0] 31
B_CAD[31..0] 31




UPPER = SLOT 0 / SIGNAL A
LOWER=SLOT 1/ SIGNAL B








For SD/MS Card Power




CDROM


24 SIDE_D[15..0]




HDD




CHECK GEOMETRY





K2P USED
20.F0385.044




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD / CDROM			
Size A3	Document Number YuhinaME		Rev SB
Date:	Thursday, January 08, 2004	Sheet 34 of	58



Put these two Caps near the thermal diode.





Reserve for G768B works at High Speed





THERMDP1/DP2/THERMDN ON THE SAME LAYER
W/S = 10/5 MIL, 12 MIL AWAY FROM OTHERS
CAPS CLOSE TO G768B


180 ms after VCC_G768 > 4.38v, p2, 7


For Ni-MH Battery BL3 Solution




緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		G768D	
Size	Document Number	YuhinaME	
Custom		Rev SB	
Date:	Thursday, January 08, 2004	Sheet	35 of 58











		US	Jap	Eur
Low Bit	MATRIXID1#	1	1	0
High Bit	MATRIXID2#	1	0	0




24,38,39,42 LPC_LAD[3..0]



k2p-sb

SOCKET PART NO.
old
62.10002.032
new
62.10005.032




TOP VIEW


A15 (B1)
A14 (B2)
:
:
:
A2 (B14)
A1 (B15)

(BOTTOM VIEW)


GOLDEN FINGER FOR DEBUG BOARD




PLCC 32pin ST: 72.50040.003
PLCC 32pin SST:
72.49004.B03



new LPC extension debug
board to provide serial
and parallel port from
outside the mainboard,
to
let software team more
easily to debug.



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LPCROM / DEBUG PORT	
Size	Document Number
A3	YuhinaME
Date:	Thursday, January 08, 2004
Sheet	41 of 58
Rev	SB



NS87392

FDD

YuhinaME Board Ver. Setting

Ver.	PCB_VER2	PCB_VER1	PCB_VER0
SA	0	0	0
SB	0	0	1
SC	0	1	0
SD	0	1	1
-1	1	0	0
-2	1	0	1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Document Number

Size

Date

SUPER IO/FIR/FDD

YuhinaME

A3

Thursday, January 08, 2004

Rev








Sheet

of

58

SB


42



CHECK PULL HIGH

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Printer Port			
Size	Document Number	Rev	
A3	YuhinaME	SB	
Date:	Thursday, January 08, 2004	Sheet	43 of 58


for Desktop CPU



$N = 2.34K * 39.5\mu A = 96mV$ (Spec. = 99mV)
 $P = (11.3K / 2.43K) * 48.7\mu A = 97mV$ (Spec. = 80A * 1.3m = 104mV)

Voltage Identification Codes						
VID5	VID4	VID3	VID2	VID1	VID0	VDAC
X	1	1	1	1	1	OFF
0	0	1	0	1	0	0.8375
1	0	1	0	0	1	0.8500
0	0	1	0	0	1	0.8625
1	0	1	0	0	0	0.8750
0	0	1	0	0	0	0.8875
1	0	0	1	1	1	0.9000
0	0	0	1	1	1	0.9125
1	0	0	1	1	0	0.9250
0	0	0	1	1	0	0.9375
1	0	0	1	0	1	0.9500
0	0	0	1	0	1	0.9625
1	0	0	1	0	0	0.9750
0	0	0	1	0	0	0.9875
1	0	0	0	1	1	1.0000
0	0	0	0	1	1	1.0125
1	0	0	0	1	0	1.0250
0	0	0	0	1	0	1.0375
1	0	0	0	0	1	1.0500
0	0	0	0	0	1	1.0625
1	0	0	0	0	0	1.0750
0	0	0	0	0	0	1.0875
1	1	1	1	1	1	1.1000
0	1	1	1	1	1	1.1125
1	1	1	1	1	0	1.1250
0	1	1	1	1	0	1.1375
1	1	1	1	1	0	1.1500
0	1	1	1	1	0	1.1625
1	1	1	1	0	1	1.1750
0	1	1	1	0	1	1.1875
1	1	1	1	0	0	1.2000
0	1	1	1	0	0	1.2125
1	1	1	1	0	0	1.2250
0	1	1	1	1	1	1.2375
1	1	1	1	0	0	1.2500
0	1	1	1	0	0	1.2625
1	1	0	1	1	1	1.2750
0	1	0	1	1	1	1.2875
1	1	0	1	1	0	1.3000
0	1	0	1	1	0	1.3125
1	1	0	1	0	1	1.3250
0	1	0	1	0	1	1.3375
1	1	0	1	0	0	1.3500
0	1	0	1	0	0	1.3625
1	1	0	0	1	1	1.3750
0	1	0	0	1	1	1.3875
1	1	0	0	1	0	1.4000
0	1	0	0	1	0	1.4125
1	1	0	0	0	1	1.4250
0	1	0	0	0	1	1.4375
1	1	0	0	0	0	1.4500
0	1	0	0	0	0	1.4625
1	0	1	1	1	1	1.4750

Voltage Identification Codes						
VID5	VID4	VID3	VID2	VID1	VID0	VDAC
0	0	1	1	1	1	1.4875
1	0	1	1	1	0	1.5000
0	0	1	1	1	0	1.5125
1	0	1	1	0	1	1.5250
0	0	1	1	0	1	1.5375
1	0	1	1	0	0	1.5500
0	0	1	1	0	0	1.5625
1	0	1	0	1	1	1.5750
0	0	1	0	1	1	1.5875
1	0	1	0	1	0	1.6000




TI TPS5130 for 3.3V, 5V, 2.5V and 1.8V


3.3V_CH2, 5V_CH3, 2.5V_CH1, Freq.:CT= 47pF / 300KHz

$$R(c1) = R_{ds(on)} * (I_{trip} + I_{ripple}) / (13 * 10^{-6})$$

$$I_{trip} = OCP$$



Bill Changed from
U90/101 SI4800 to
FDS9412
U97/98 SI4800 to
FDS6680S
2003/12/17



Bill Changed from U57 SI4425DY to AO4407 2003/12/17

Change from KBC GPIO43 to SIS963 GPIO13.

K2P USED 22.10037.501

PWR_CTL Logic BY Hardware

K2P-SB

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PWR CTL LOGIC / ADT / DC CONN

Size: A3 Document Number: YuhinaME Rev: SB

Date: Thursday, January 08, 2004 Sheet: 50 of 58


Title			
PWR CTL LOGIC / ADT / DC CONN			
Size	Document Number	Rev	
A3	YuhinaME	SB	
Date:	Thursday, January 08, 2004	Sheet	50 of 58
		E	

old:64.11515.651


SB

+5V_UP_S5





K2P-SB



Bill Changed from
U94/95 SI4892DY to
FDS6674
U45/46/100
SI4425DY to AO4407
2003/12/17







Bill Changed from
Philips
SI4800
84.04800.A37
2003/12/17






From ITP Debug Board

4,24 DBRESET#_ITP
44 VCORE_PWRGD






SPARE GATES



緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
SPARE_GATES		
Size A3	Document Number YuhinaME	Rev SB
Date: Thursday, January 08, 2004	Sheet 56	of 58



K2P-SC SPEED STEP FUNCTION

GPIO22 (GHI#) : OUTPUT ONLY (OPEN DRAIN) ,3.3V CORE POWER

