


ZE8 BLOCK DIAGRAM


PCB STACK UP 6L HDI

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT



Quanta Computer Inc.
PROJECT : ZE8

ZE8 Power On Sequence



BOM naming rule

Items	Function	Name	Description
1	With HDMI	HD@	
2	Without HDMI	NHD@	
3	3G Module	3G@	
4			
5			
6			


ICH9M SFF SMBUS Table

	CLK GEN	RAM	Mini Card (WLAN/WMAX)	Mini Card (3G)	G sensor
(SMB_DATA) / (SMB_CLK) (+3V_S5)	V	V	V	V	V
Power Plane	+3V	+3V	+3V	+3VSUS	+3V
MOS CKT	Stuff	Stuff	Stuff	Stuff	Stuff



EC SMBUS Table

	Battery	CPU thermal Sensor	EC EEPROM
EC775 SDATA1/SCLK1 (+3VPCU)	V		
EC775 SDATA2/SCLK2 (+3V)		V	
EC775 SDATA3/SCLK3 (+3VPCU)			V
Power Plane	+3VPCU	+3V	+3VPCU
MOS CKT	X	X	X

Clock Generator (CLK)




Celeron 743	AJSLGEVVT03
SU2300	AJSLGYNVT03
SU4100	AJSLGS4VT03
SU7300	AJSLGYVVT06

 PM_THRMTRIP# (7,12)


8/11 B-test : for EMI



Penryn SFF - Power (CPU)



Cantiga SFF - Host Bus (CLG)



HOST




Quanta Computer Inc.
PROJECT : ZE8


Size	Document Number	Rev
	Cantiga SFF (Host Bus)	1A
Date:	Tuesday, September 29, 2009	Sheet 6 of 32

Intel GSG/GSSD Strapping Schemes and Configuration		
Pin Name	Strap Description	Configuration
CFG2:0	FSB Frequency	0 = FSB1066 010 = FSB800 011 = FSB667 Other = Reserved
CFG4:3	Reserved	Reserved
CFG5	DMI v2 Select	0 = DMI v2.0 1 = DMI v2.1
CFG6	ITPM Host Interface	0 = ITPM disabled 1 = ITPM enabled
CFG7	Intel Management Engine Crypto Strap	0 = Intel Management Engine Crypto TLS cipher suite with confidentiality 1 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality
CFG8	Reserved	Reserved
CFG9	PCIe Graphics Lane	0 = Normal operation / Lane Numbered in Order 1 = Reverse Lanes
CFG10	PCIe Loopback enable	0 = Disabled 1 = Enabled
CFG11	Reserved	Reserved
CFG12	ALIZ	0 = Disabled 1 = L0 mode enabled
CFG13	XOR	0 = Disabled 1 = XOR mode enabled
CFG14	Reserved	Reserved
CFG15	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT enabled 1 = Dynamic ODT disabled
CFG17	Reserved	Reserved
CFG18	Reserved	Reserved
CFG19	DMI Lane Reverse	1 = Reverse Lanes
CFG20	Digital DisplayPort (SDVO/HDIMM) Concurrent with PCIe	0 = Digital DisplayPort (SDVO/HDIMM) and PCIe are operating simultaneously via the FETs 1 = Digital DisplayPort (SDVO/HDIMM) or PCIe are not operating
	SDVO_CTRLDATA	0 = SDVO/HDIMM interface enabled 1 = No SDVO/HDIMM interface enabled
	L1_D0C_DATA (LFP) Display Preload	0 = L1_D0C Preload, C/L1 disabled 1 = LFP Disabled
D0PC_CTRLDATA	Digital Display Preload	0 = Digital display (HDIMM/LFP) device present 1 = Digital display (HDIMM/LFP) interface absent

- The recommended pull-up resistor value is $4.02\text{ k}\Omega \pm 1\%$
- The recommended pull-down resistor value is $2.21\text{ k}\Omega \pm 1\%$.



Cantiga SFF - DDRII (CLG)




Cantiga SFF - VCC/NCTF (CLG)

Ivcc internal VGA 2.4A
(Shape or 140mils)

VCC_SM(+1.5V_SUS)
DDR3(800M) : 3162.5mA
DDR3(1067M) : 4140mA










UMA 9.6A(GM45)
(Plane or shape)

VCC 2200mA




Differential routing
(29) GFX_VCCSENSE
(29) GFX_VSSSENSE



1. Route VCC_AGX_SENSE and VSS_AGX_SENSE differentially
2. VCC_AGX_SENSE PU to +VGFX_CORE_INT with 10ohm and VSS_AGX_SENSE PD with 10ohm for Intel suggest



Cantiga SFF - Power (CLG)



Cantiga SFF - GND (CLG)







Quanta Computer Inc.
PROJECT : ZE8

Size	Document Number	Rev
	Cantiga SFF (GND)	1A
Date:	Tuesday, September 29, 2009	Sheet 11 of 32


RTC CRYSTAL





RESET JUMP




ICH9M SFF - Host,SATA,HDA (CLG)



HD Audio Interface



RTC BATTERY (RTC)






South Bridge Strap Pin (1/3)


Pin Name	Strap description	Sampled	Configuration	PU/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU	
	XOR Chain Entrance	PWROK	ICH_TP3	
			0	0
			0	1
			1	0
			1	1
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK		
			0	0
			0	1
			1	0
			1	1

ICH9M SFF - USB/PCIE/DMI (CLG)


Place TX DC blocking caps close ICH9.




South Bridge Strap Pin (2/3)



Pin Name	Strap description	Sampled	Configuration			PU/PD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			8/28 : add pull high resistor R160 in GNT3# pin for no video issue.
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI(Default)	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	

PCI PULL-UP




USBOC# PULL-UP




[illegible]

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
PCBEEP	No Reboot	PWROK	0 = Default 1 = No Reboot mode	
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	



ICH9M SFF - Power/GND (CLG)



The diagram is a complex PCB layout for a BK1608HS2201A220mm_6 module. It features several functional blocks and components:

- Power and Grounding:** Includes +3V_VCC_EC, +3V_VCC_V, +3V_VCC, and +3V_VCC_V. Grounding points are labeled E775AGND and E775AGND.
- Functional Blocks:**
 - A/D:** Includes components like GP90/AD0, GP91/AD1, GP92/AD2, GP93/AD3, GP94/AD4, GP95/AD5, GP96/AD6, GP97/AD7.
 - D/A:** Includes components like GP84/DA0, GP85/DA1, GP86/DA2, GP87/DA3.
 - GPIO:** Includes components like GPIO0/TB2, GPIO1/TB3, GPIO2/CL3, GPIO3/CL4, GPIO4/CL5, GPIO5/CL6, GPIO6/CL7, GPIO7/CL8, GPIO8/CL9, GPIO9/CL10, GPIO10/CL11, GPIO11/CL12, GPIO12/CL13, GPIO13/CL14, GPIO14/CL15, GPIO15/CL16, GPIO16/CL17, GPIO17/CL18, GPIO18/CL19, GPIO19/CL20, GPIO20/CL21, GPIO21/CL22, GPIO22/CL23, GPIO23/CL24, GPIO24/CL25, GPIO25/CL26, GPIO26/CL27, GPIO27/CL28, GPIO28/CL29, GPIO29/CL30, GPIO30/CL31, GPIO31/CL32, GPIO32/CL33, GPIO33/CL34, GPIO34/CL35, GPIO35/CL36, GPIO36/CL37, GPIO37/CL38, GPIO38/CL39, GPIO39/CL40, GPIO40/CL41, GPIO41/CL42, GPIO42/CL43, GPIO43/CL44, GPIO44/CL45, GPIO45/CL46, GPIO46/CL47, GPIO47/CL48, GPIO48/CL49, GPIO49/CL50, GPIO50/CL51, GPIO51/CL52, GPIO52/CL53, GPIO53/CL54, GPIO54/CL55, GPIO55/CL56, GPIO56/CL57, GPIO57/CL58, GPIO58/CL59, GPIO59/CL60, GPIO60/CL61, GPIO61/CL62, GPIO62/CL63, GPIO63/CL64, GPIO64/CL65, GPIO65/CL66, GPIO66/CL67, GPIO67/CL68, GPIO68/CL69, GPIO69/CL70, GPIO70/CL71, GPIO71/CL72, GPIO72/CL73, GPIO73/CL74, GPIO74/CL75, GPIO75/CL76, GPIO76/CL77, GPIO77/CL78, GPIO78/CL79, GPIO79/CL80, GPIO80/CL81, GPIO81/CL82, GPIO82/CL83, GPIO83/CL84, GPIO84/CL85, GPIO85/CL86, GPIO86/CL87, GPIO87/CL88, GPIO88/CL89, GPIO89/CL90, GPIO90/CL91, GPIO91/CL92, GPIO92/CL93, GPIO93/CL94, GPIO94/CL95, GPIO95/CL96, GPIO96/CL97, GPIO97/CL98, GPIO98/CL99, GPIO99/CL100.
 - KB:** Includes components like KBSIN0, KBSIN1, KBSIN2, KBSIN3, KBSIN4, KBSIN5, KBSIN6, KBSIN7, KBSIN8, KBSIN9, KBSIN10, KBSIN11, KBSIN12, KBSIN13, KBSIN14, KBSIN15, KBSIN16, KBSIN17, KBSIN18, KBSIN19, KBSIN20, KBSIN21, KBSIN22, KBSIN23, KBSIN24, KBSIN25, KBSIN26, KBSIN27, KBSIN28, KBSIN29, KBSIN30, KBSIN31, KBSIN32, KBSIN33, KBSIN34, KBSIN35, KBSIN36, KBSIN37, KBSIN38, KBSIN39, KBSIN40, KBSIN41, KBSIN42, KBSIN43, KBSIN44, KBSIN45, KBSIN46, KBSIN47, KBSIN48, KBSIN49, KBSIN50, KBSIN51, KBSIN52, KBSIN53, KBSIN54, KBSIN55, KBSIN56, KBSIN57, KBSIN58, KBSIN59, KBSIN60, KBSIN61, KBSIN62, KBSIN63, KBSIN64, KBSIN65, KBSIN66, KBSIN67, KBSIN68, KBSIN69, KBSIN70, KBSIN71, KBSIN72, KBSIN73, KBSIN74, KBSIN75, KBSIN76, KBSIN77, KBSIN78, KBSIN79, KBSIN80, KBSIN81, KBSIN82, KBSIN83, KBSIN84, KBSIN85, KBSIN86, KBSIN87, KBSIN88, KBSIN89, KBSIN90, KBSIN91, KBSIN92, KBSIN93, KBSIN94, KBSIN95, KBSIN96, KBSIN97, KBSIN98, KBSIN99, KBSIN100.
 - TIMER:** Includes components like GP105/TA1, GP106/TA2, GP107/TA3, GP108/TA4, GP109/TA5, GP110/TA6, GP111/TA7, GP112/TA8, GP113/TA9, GP114/TA10, GP115/TA11, GP116/TA12, GP117/TA13, GP118/TA14, GP119/TA15, GP120/TA16, GP121/TA17, GP122/TA18, GP123/TA19, GP124/TA20, GP125/TA21, GP126/TA22, GP127/TA23, GP128/TA24, GP129/TA25, GP130/TA26, GP131/TA27, GP132/TA28, GP133/TA29, GP134/TA30, GP135/TA31, GP136/TA32, GP137/TA33, GP138/TA34, GP139/TA35, GP140/TA36, GP141/TA37, GP142/TA38, GP143/TA39, GP144/TA40, GP145/TA41, GP146/TA42, GP147/TA43, GP148/TA44, GP149/TA45, GP150/TA46, GP151/TA47, GP152/TA48, GP153/TA49, GP154/TA50, GP155/TA51, GP156/TA52, GP157/TA53, GP158/TA54, GP159/TA55, GP160/TA56, GP161/TA57, GP162/TA58, GP163/TA59, GP164/TA60, GP165/TA61, GP166/TA62, GP167/TA63, GP168/TA64, GP169/TA65, GP170/TA66, GP171/TA67, GP172/TA68, GP173/TA69, GP174/TA70, GP175/TA71, GP176/TA72, GP177/TA73, GP178/TA74, GP179/TA75, GP180/TA76, GP181/TA77, GP182/TA78, GP183/TA79, GP184/TA80, GP185/TA81, GP186/TA82, GP187/TA83, GP188/TA84, GP189/TA85, GP190/TA86, GP191/TA87, GP192/TA88, GP193/TA89, GP194/TA90, GP195/TA91, GP196/TA92, GP197/TA93, GP198/TA94, GP199/TA95, GP200/TA96, GP201/TA97, GP202/TA98, GP203/TA99, GP204/TA100.
 - SPI:** Includes components like GP107/SP1, GP108/SP2, GP109/SP3, GP110/SP4, GP111/SP5, GP112/SP6, GP113/SP7, GP114/SP8, GP115/SP9, GP116/SP10, GP117/SP11, GP118/SP12, GP119/SP13, GP120/SP14, GP121/SP15, GP122/SP16, GP123/SP17, GP124/SP18, GP125/SP19, GP126/SP20, GP127/SP21, GP128/SP22, GP129/SP23, GP130/SP24, GP131/SP25, GP132/SP26, GP133/SP27, GP134/SP28, GP135/SP29, GP136/SP30, GP137/SP31, GP138/SP32, GP139/SP33, GP140/SP34, GP141/SP35, GP142/SP36, GP143/SP37, GP144/SP38, GP145/SP39, GP146/SP40, GP147/SP41, GP148/SP42, GP149/SP43, GP150/SP44, GP151/SP45, GP152/SP46, GP153/SP47, GP154/SP48, GP155/SP49, GP156/SP50, GP157/SP51, GP158/SP52, GP159/SP53, GP160/SP54, GP161/SP55, GP162/SP56, GP163/SP57, GP164/SP58, GP165/SP59, GP166/SP60, GP167/SP61, GP168/SP62, GP169/SP63, GP170/SP64, GP171/SP65, GP172/SP66, GP173/SP67, GP174/SP68, GP175/SP69, GP176/SP70, GP177/SP71, GP178/SP72, GP179/SP73, GP180/SP74, GP181/SP75, GP182/SP76, GP183/SP77, GP184/SP78, GP185/SP79, GP186/SP80, GP187/SP81, GP188/SP82, GP189/SP83, GP190/SP84, GP191/SP85, GP192/SP86, GP193/SP87, GP194/SP88, GP195/SP89, GP196/SP90, GP197/SP91, GP198/SP92, GP199/SP93, GP200/SP94, GP201/SP95, GP202/SP96, GP203/SP97, GP204/SP98, GP205/SP99, GP206/SP100.
 - SMB IR:** Includes components like GP107/IR1, GP108/IR2, GP109/IR3, GP110/IR4, GP111/IR5, GP112/IR6, GP113/IR7, GP114/IR8, GP115/IR9, GP116/IR10, GP117/IR11, GP118/IR12, GP119/IR13, GP120/IR14, GP121/IR15, GP122/IR16, GP123/IR17, GP124/IR18, GP125/IR19, GP126/IR20, GP127/IR21, GP128/IR22, GP129/IR23, GP130/IR24, GP131/IR25, GP132/IR26, GP133/IR27, GP134/IR28, GP135/IR29, GP136/IR30, GP137/IR31, GP138/IR32, GP139/IR33, GP140/IR34, GP141/IR35, GP142/IR36, GP143/IR37, GP144/IR38, GP145/IR39, GP146/IR40, GP147/IR41, GP148/IR42, GP149/IR43, GP150/IR44, GP151/IR45, GP152/IR46, GP153/IR47, GP154/IR48, GP155/IR49, GP156/IR50, GP157/IR51, GP158/IR52, GP159/IR53, GP160/IR54, GP161/IR55, GP162/IR56, GP163/IR57, GP164/IR58, GP165/IR59, GP166/IR60, GP167/IR61, GP168/IR62, GP

Schematic diagram of the SPI interface between the W25X16 and the +3VPCU. The W25X16 chip is shown with pins 14 (SO), 15 (SI), 16 (SCK), and 17 (CE) connected to the +3VPCU. The +3VPCU is connected to the W25X16 via a 10K resistor (R229) and a 22 ohm resistor (R230). The W25X16 is also connected to a 0.1uF capacitor (C346) and a 10V source. The W25X16 is labeled W25X16 and the +3VPCU is labeled +3VPCU.

Schematic diagram of the NBSWON# pin driver circuit. The NBSWON# signal line is connected to pin 1 of a buffer (G1). Pin 2 of the buffer is connected to a 10K resistor, which is then connected to a 3VCC supply. The output of the buffer is also connected to a 10K resistor, which is then connected to the NBSWON# signal line. The output of the buffer is also connected to a 10K resistor, which is then connected to the NBSWON# signal line. The output of the buffer is also connected to a 10K resistor, which is then connected to the NBSWON# signal line.

MYO R187 10K_4

I/O Address	
BADDR1-0	Index Data
0 0	XOR TREE TEST MODE
0 1	CORE DEFINED
1 0	2Eh 2Fh
1 1	164Eh 164Fh

SHBM=0: Enable shared memory with host BIO

BADDR0 BADDR0 R191 10K 4
 BADDR1 uR_SOUT_CR R193 *10K 4
 SHBM 3G_EN R214 10K 4


Figure 10 is a schematic diagram of the CPU power supply. It shows a 3VPCU input at the top, which branches into several power rails. The 3VPCU rail is connected to R210 (4.7K, 4) and R211 (4.7K, 4). The 3V rail is connected to R215 (4.7K, 4) and R224 (4.7K, 4). The 2V rail is connected to R213 (4.7K, 4) and R212 (4.7K, 4). The CRT SENSE# rail is connected to R231 (4.7K, 4). The diagram also shows connections for MBCLK, MBDATA, 3ND MBCLK, 3ND MBDATA, 2ND MBCLK, 2ND MBDATA, and CRT SENSE#.



Quanta Computer Inc.
PROJECT : ZE8


Size	Document Number	Rev
	EC WPCE775LA0DG	1.
Date:	Tuesday, September 29, 2009	Sheet 18 of 32

Mini Card1-WLAN/WMAX (MNC)



Mini Card2-3G(MNC)


6/10: delete 3G wake up function




9/2 C test : change PN and footprint to DFHS10FR381(change back to A1 type)

Layout : C431 and C252 place near JSIM2


Keyboard(KBC)



For EMI Reserve Caps for debug




BuleTooth (BTM)




Be careful that bluetooth module PIN 2 is GND and PIN 5 is BT_LED.


LED D/B (UIF)




Touch Pad D/B (TPD)






G SENSOR(GSR)




Card Reader/USB DB CONNECTER(MMC)/Power Connector



CRT D/B (CRT)




Backlight Control(LDS)




LED Panel(LDS)


C test: 8/31: exchange V_BLIGHT and LCDVCC pin define




LED Panel POWER SWITCH(LDS)



HDMI(HDM)




PS8101 : AL008101000
PS8101T : AL008101001---default




PC1	PC0	EQ Control
H	H	8dB
H	H	4dB
H	H	12dB
H	H	0dB

SDVO I2C Control




	PS8101 AL008101000	PS8101T AL008101001
pin 7	HPD	HPD#
pin 34	DDCBUF_EN	CFG0
pin 35	CFG	CFG1




FOR EMI




OE# control for power saving



Camera(CCD)




LED touch Panel connector (LDS)




ramp test : 9/29 : del I24

Charger(DCD)


DC-IN JACK



POWER JACK
dgk-2dc3003-001211-5p




Add ESD diode base on
EC FAE suggestion



Quanta Computer Inc.

PROJECT : ZE8

Size	Document Number	Rev
	CHARGER (ISL88731)	1A
Date:	Tuesday, September 29, 2009	Sheet 23 of 34



pull-up resistor should be
68ohm with +1.05V

modify PIN 27 PGDIN

modify PR194 for
higher OCP=17A

DCR=3m

Total capacitor : 440 uF
ESR : 4.5mΩ
f : 333k Hz
VCORE(Peak 18A,AVG 13.5A)

OVP 15A

ESR=9m

pop PC167

modify
PR200/PR203/PR198197

modify PR208


Load-line=-4mV/A
for CULV


$t_{SW} = 16.3pF \times (R_{TON} + 6.5K)$
fsw=300KHz

VID 1.0V

DDR 1.5V(DCD)

27





$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

$$AOL1718 \text{ Rdson} = 4.6m\Omega$$

$$OCP = 10 - 0.8A$$

$$L(\text{ripple current}) = (19 - 1.05) * 1.05 / (1u * 272k * 19) \sim 3.646A$$


$$4.6m * 10 = RILIM * 20uA$$


$$RILIM(PR61) = 2.3K \text{ --- } 2.43K$$


RAMP CHANGE

	743 CPU	Other CPU
PR154	4.22K (CS24223F917)	4.02K (CS24023F928)

29







POWER	Distribution
VCORE	CPU
+5VPCU	RTC, USB Connector
+5V_S5	ICH9M Power
+5V	ICH9M Power, CRT, Audio Codec, SATA HDD, Touch Pad ,HDMI
+3VPCU	RTC, LED Power, CRT, EC, ID , SPI Flash , Green Adapter
+3V_S5	ICH9M Power, CR
+3VSUS	3G
+3V	CLK_GEN Power, Thermal Sensor Power, NB Power, SB, DDRII Power, Audio Codec, LCD Power, WLAN/WMAX, 3G, Card Reader, BT, EC, LED, CRT, CAMERA
+1.5V_S5	ICH9M Power
+1.8VSUS	NB Power, DDRII SO-DIMM
+1.5V	CPU, NB, SB, AUDIO Codec, WLAN/WMAX, 3G
+SMDDR_VTERM	DDRII SO-DIMM
+SMDDR_VREF	DDRII SO-DIMM
+1.05V	CLK_GEN, CPU, NB, SB

CK505 Clock Setting Table

Differential CPU Clock

Pin Name	Pin	Net Name	Description
CPU_0	61	CLK_CPU_BCLK	Differential CPU clock
CPU_0#	60	CLK_CPU_BCLK#	
CPU_1	58	CLK_MCH_BCLK	
CPU_1#	57	CLK_MCH_BCLK#	Differential NB GS45 clock

PCI Express Clock

Pin Name	Pin	Net Name	Description
SRC0/DOT96	20	DREFCLK	96MHz DOT clock for NB GS45
SRC0#/DOT96#	21	DREFCLK#	
LCDCLK/27M	24	DREFSSCLK	Clock output for NB GS45 graphic controller
LCDCLK#/27M_SS	25	DREFSSCLK#	
SRC2	28	PECLK_SATA	Differential Serial Reference Clock for SB ICH9M SATA
SRC2#	29	PECLK_SATA#	
SRC3/CR#_C	31	PECLK_ICH	Differential Serial Reference Clock for SB ICH9M
SRC3#/CR#_D	32	PECLK_ICH#	
SRC4	34	PECLK_LAN	Differential Serial Reference Clock for on board LAN
SRC4#	35	PECLK_LAN#	
SRC6	48	PECLK_MINI2	Differential Serial Reference Clock for Mini Card 2
SRC6#	47	PECLK_MINI2#	
SRC7/CR#_F	51		No use
SRC7#/CR#_E	50	CLKREQ#_MINI2	Clock Request for Mini Card 2 (SRC6)
SRC8/CPU_ITP	54		No use
SRC8#/CPU_ITP#	53		
SRC9	37	PECLK_MINI1	Differential Serial Reference Clock for MINI CARD 1
SRC9#	38	PECLK_MINI1#	
SRC10	41	PECLK_3GPLL	Differential Serial Reference Clock for NB GS45
SRC10#	42	PECLK_3GPLL#	
SRC11/CR#_H	40	CLKREQ#_MCH	Clock Request for NB GS45 (SRC10)
SRC11#/CR#_G	39	CLKREQ#_MINI1	Clock Request for Mini Card 1 (SRC9)

PCI Clock

Pin Name	Pin	Net Name	Description
PCI0/CR#_A	8	CLKREQ#_SATA	Clock Request for SATA (SRC2)
PCI1/CR#_B	10	CLKREQ#_LAN	Clock Request for on board LAN (SRC4)
PCI2	11	PCLK_DEBUG	PCI clock for debug card
PCI3	12		No use
PCI4	13	PCLK_EC	PCI clock for EC
PCI5	14	PCLK_ICH	PCI clock for SB ICH9M

Other Clock

Pin Name	Pin	Net Name	Description
USB_48	17	CLK48_ICH	48MHz for SB ICH9M
		CLK48_CARD	48MHz for USB Card Reader
REF	5	CLK14_ICH	14.318MHz for SB ICH9M

Clock Request Table

CLKREQ#	MAPPING		Control
	0	1	
CR#_A	SRC0	SRC2	SATA
CR#_B	LCDCLK	SRC4	LAN
CR#_C	SRC0	SRC2	N/A
CR#_D	LCDCLK	SRC4	N/A
CR#_E		SRC6	MINI2
CR#_F		SRC8	N/A
CR#_G		SRC9	MINI1
CR#_H		SRC10	MCH



Quanta Computer Inc.

PROJECT : ZE8

Size	Document Number	Rev
	Schematic Setting	1A

Date: Tuesday, September 29, 2009 Sheet 32 of 34

Model	REV	DATE	CHANGE LIST	NOTE
ZE8	A1A		PAGE23 :move LED touch Panel hall sensor to LAN DB PAGE20 : reserve R179 , R183 for 3G wake up function PAGE5 : Del C128,C173,C149,C171,C130,C131,C133,C169,C181,C177,C132,C175,C140,C138,C185,C154,C135,C92,C184,C106,C117,C156,C186,C153 for placing C386 in CPU BGA TOP side PAGE18 :change U14 footprint to qfn48-7x7-5-58p-0_9h PAGE23 :change CN18 PN to DFHD19MR053 PAGE23 :Add L28 and L29 for CCD and Touch screen USB signals PAGE23 :change CN18 footprint to hdmi-100042mr019m21hzz-19p-v PAGE23 :change CN19 footprint to 85204-0500x-5p-I PAGE23 :add 5V power trace to CN19 for touch screen IC PAGE19 :FAE suggest that add R352 for VCC latch up PAGE19 : FAE suggest that change C347 and C350 value from 15p to 6.8p PAGE10 : add stitching caps C149,C153 and C154 for DMI signals PAGE14 : add stitching caps C156,C169 and C171 for DMI signals PAGE20 : add C431 for SIM Card to filter power noise. PAGE20 : change U10 PN from AL001293003 to AL001293000 PAGE21 : reserve ESD protection U11 for SATA signals. PAGE23 : del +5V signal of CN19 PAGE18 : add stitching caps C432,C438 for Audio signals PAGE21 : del hole 19 PAGE22 : reserve C439, C440,C445,C446,C447,C448 for EMI PAGE23 : reserve C106 for EMI PAGE 19, 20 : del R179, R183 and 3G wake up signals of 3G wake up function PAGE19 : add D30 for WLAN_LED# connect from WALN connector to EC PAGE19 : add 3G_EC_LED# signal from EC to LED connector CN2 PAGE19 : change R233 to D31 for leakage issue. PAGE22 : del C426 due to don't need 3G_MINI_LED# singal from 3G connector to LED connector CN2 PAGE21 : add EMI bypass caps PAGE23 : HDMICKLP swap to HDMITX0P,HDMICKLN swap to HDMITX0N,HDMICKLP_C swap to HDMITX0P_C,HDMICKLN_C swap to HDMITX0N_C 6/13 : PAGE10 : change C63 and C208 value from 220u to 10u. 6/15 : PAGE18 : due to layout, add 9 GND pin for U14 6/15 : PAGE19 and 23 : add Touch_panel_HK signal for hot key on touch panel 6/16 : PAGE 23 : change R14 to C454 of CN18 for HDMI detect issue 6/18 : PAGE 23 : change CN5 PN to DFHD05MRD98 6/18 : PAGE 19 : change U14 PN to AKE38ZA0Q00	ECN Release
	B1A		6/22 : PAGE 21 : change CN17 PN to DFHS04FR269 6/22 : PAGE 24 : change PJ1 PN to DFHD08MR085 6/23 : PAGE 22 : Per Acer request, use interrupt pin of G-sensor to detect panel status_so , stuff R150, remove R151 6/25 : PAGE 19 : EC add +1.5V on power control net name to control 1.5V 6/25 : PAGE 22 : connect G-sensor interrupt signal to SB_PIRQE# 6/26 : PAGE 26 : change V-core solution to Maxim IC 6/26 : PAGE 24 : add PD20 in TEMP_MBAT signal 6/29 : PAGE 9 : change C212 from 330U to 10U for placement issue 6/30 : PAGE 16 : change DDR2 to DDR3 7/2 : PAGE 14 : LID_touch panel# change from GPIO19 to GPIO7 (SCI) 7/2 : PAGE 16 : change DDR3 connector footprint to H=5.2mm 7/6 : PAGE 18,21 : add RECOVER_BUTTON# signal in EC and CRT DB 7/7 : PAGE 18,21 : add RECOVER_LED# signal in EC and CRT DB 7/7 : PAGE 24 : add PD11 and PD12 7/7 : PAGE 25 : add PD13 7/7 : PAGE 20 : add nut on Hole 7, Hole 8 and Hole 11 7/7 : PAGE 18 : add R355 for power consumption issue Vendor suggest to place it close to EC. 7/8 : PAGE 18 : add D30 for current leakage issue of 3G_EC_LED# signal. 7/9 : PAGE 18 : add D31 to prevent current leakage of Recover_LED# signal. 7/10 : PAGE 19 : change the direction of Q21 and Q22 to prevent the current leakage 7/10 : PAGE 3 : follow vendor suggestion to change C226 from 33p to 27p 7/13 : PAGE 18 : follow vendor suggestion to change C337 and C343 from 6.8p to 15p.	

Model	REV	DATE	CHANGE LIST	NOTE
ZE8	C1A		7/23 : PAGE 20 : change CN17 footprint to usb-04w4b-4p-r-v 7/23 : PAGE 20 : add U38 re-driver IC for SATA connector 7/29 : PAGE 19 : change JSIM1 pin define to solve SIM card not detect issue 7/31 : PAGE 20 : add parade solution of SATA re-driver IC 8/4 : PAGE 20 : change footprint of U38 to qfn20-4x4-5-21p-ps8511b 8/6 : because of DMI reference to GND, so, del C60 C67 C61 C150 C166 C153 CAPS 8/6 : PAGE 20 : change Hole 18 footprint HG-C237D94P2, Hole 16 to H-C91D91N 8/10 : PAGE 19 : change JSIM1 PN to DFHS06FS017 and change footprint to simcard-sim-06lj3g-10p 8/11 : add C244 C245=220pF, add C243 =680pF,change C11= 1000pF,add C60=1000pF,change C307= 1000pF,add C363=0.1uF,change C10= 0.1uF, R113 change to BLM18BA750SN1 ferrite bead,R252, R253 = ferrite bead (BLM18PG471SN1),R190, R194 = BLM21PG331SN1 for EMI 8/12 : change JSIM1 back to A2-test P/N and footprint. 8/13 : add C246,C247=220pF, add C471=0.1uF for EMI 8/28 : page13 : add pull high resister R160 in GNT3# pin for no video issue. 8/31 : page 22 : exchange V_BLIGHT and LCDVCC pin define 9/2 : page 19 : change PN and footprint of JSIM1 back to A1 type. 9/2 : page 21 : change G-Sensor footprint to sensor-3x3-5-16p-smt for SMT solder issue. 9/8 : page 23 : change battery connector footprint to bat-btj-08fg0b-8p-l-v for SMT issue. 9/8 : change R141,R303,R199,R259,R254,R174,R201,R172,R173,R217,R261,R168,R175,R249,R150,R15 to short pad	ECN Release
	C3A		9/28 : change PU2 footprint from QFN28-5X5-5-33P to qfn28-5x5-5-33p-nb4	