



ZD1(CHAPALA) SYSTEM BLOCK DIAGRAM




CPU(HOST)


```
<5> H_A#16:3]
<5> H_ADSTB0#
<5> H_REQ#4:0]
```





CPU Thermal monitor



Thermal Trip



PU/PD (ITP700)





 PROJECT : ZD1 Quanta Computer Inc.			
Size	Document Number		Rev
	CPU(1 of 2)/FAN/Thermal		E
Date:	Monday, May 07, 2007	Sheet	3 of 38

Quanta Computer Inc.

Monday, May 07, 2007	Sheet	3	of	38
----------------------	-------	---	----	----

CPU(Power)

VCC_CORE





<Check list>
Option1:330U*6(ESR=1.5m ohm aggregate , ESL=0.8nH/6) and 22U*20(ESR=3mohm typ/20 , ESL=0.6nH/20)
Option2:330U*6(ESR=1.5m ohm aggregate , ESL=1.8nH/6) and 22U*32(ESR=3mohm typ/32 , ESL=0.6nH/32)


U22C			
A7	VCC[001]	VCC[068]	AB20
A9	VCC[002]	VCC[069]	AB7
A10	VCC[003]	VCC[070]	AC7
A12	VCC[004]	VCC[071]	AC9
A13	VCC[005]	VCC[072]	AC12
A15	VCC[006]	VCC[073]	AC13
A17	VCC[007]	VCC[074]	AC15
A18	VCC[008]	VCC[075]	AC17
A20	VCC[009]	VCC[076]	AC18
B7	VCC[010]	VCC[077]	AD7
B9	VCC[011]	VCC[078]	AD9
B10	VCC[012]	VCC[079]	AD10
B12	VCC[013]	VCC[080]	AD12
B14	VCC[014]	VCC[081]	AD15
B15	VCC[015]	VCC[082]	AD17
B17	VCC[016]	VCC[083]	AD18
B18	VCC[017]	VCC[084]	AE3
B20	VCC[018]	VCC[085]	AE10
C9	VCC[019]	VCC[086]	AE12
C10	VCC[020]	VCC[087]	AE13
C12	VCC[021]	VCC[088]	AE15
C13	VCC[022]	VCC[089]	AE17
C15	VCC[023]	VCC[090]	AE18
C17	VCC[024]	VCC[091]	AE20
C18	VCC[025]	VCC[092]	AE9
D9	VCC[026]	VCC[093]	AF10
D10	VCC[027]	VCC[094]	AF12
D12	VCC[028]	VCC[095]	AF14
D14	VCC[029]	VCC[096]	AF17
D15	VCC[030]	VCC[097]	AF18
D17	VCC[031]	VCC[098]	AF20
D18	VCC[032]	VCC[099]	
E7	VCC[033]	VCC[100]	
E9	VCC[034]		
E10	VCC[035]	VCCP[01]	G21
E12	VCC[036]	VCCP[02]	V6
E13	VCC[037]	VCCP[03]	J6
E15	VCC[038]	VCCP[04]	K6
E17	VCC[039]	VCCP[05]	M6
E18	VCC[040]	VCCP[06]	J21
E20	VCC[041]	VCCP[07]	K21
F7	VCC[042]	VCCP[08]	M21
F9	VCC[043]	VCCP[09]	N21
F10	VCC[044]	VCCP[10]	N6
F12	VCC[045]	VCCP[11]	R21
F14	VCC[046]	VCCP[12]	R6
F15	VCC[047]	VCCP[13]	T21
F17	VCC[048]	VCCP[14]	T6
F18	VCC[049]	VCCP[15]	V21
F20	VCC[050]	VCCP[16]	W21
AA7	VCC[051]		
AA9	VCC[052]	VCCA[01]	B26
AA10	VCC[053]	VCCA[02]	C26
AA12	VCC[054]		
AA13	VCC[055]		
AA15	VCC[056]	VID[0]	AD6
AA17	VCC[057]	VID[1]	AF5
AA18	VCC[058]	VID[2]	AE5
AA20	VCC[059]	VID[3]	AE4
AB9	VCC[060]	VID[4]	AE3
AC10	VCC[061]	VID[5]	AE2
AB10	VCC[062]	VID[6]	
AB12	VCC[063]		
AB14	VCC[064]	VCCSENSE	AE7
AB15	VCC[065]		
AB17	VCC[066]	VSSSENSE	AE7
AB18	VCC[067]		

Merom Ball-out Rev 1a

<REV.NO. 0.5/REF.NO.19343>
Ivcc Max 52A
Ivccp Max 6A(VCCP supply before Vcc stable)
Max 2A(VCCP supply after Vcc stable)
Ivcca Max 130mA



<CRB>
.01U near to B26 ball










U22D			
A4	VSS[001]	VSS[082]	P21
A8	VSS[002]	VSS[083]	P24
A11	VSS[003]	VSS[084]	R2
A14	VSS[004]	VSS[085]	R2
A16	VSS[005]	VSS[086]	R2
A19	VSS[006]	VSS[087]	R22
A23	VSS[007]	VSS[088]	R25
AF2	VSS[008]	VSS[089]	T1
B6	VSS[009]	VSS[090]	T4
B8	VSS[010]	VSS[091]	T22
B11	VSS[011]	VSS[092]	T26
B13	VSS[012]	VSS[093]	U3
B16	VSS[013]	VSS[094]	U21
B19	VSS[014]	VSS[095]	U24
B21	VSS[015]	VSS[096]	V2
B24	VSS[016]	VSS[097]	V5
C5	VSS[017]	VSS[098]	V25
C8	VSS[018]	VSS[099]	W1
C11	VSS[019]	VSS[100]	W4
C14	VSS[020]	VSS[101]	W22
C16	VSS[021]	VSS[102]	W26
C19	VSS[022]	VSS[103]	Y3
C2	VSS[023]	VSS[104]	Y6
C22	VSS[024]	VSS[105]	Y21
C25	VSS[025]	VSS[106]	Y24
D1	VSS[026]	VSS[107]	AA2
D4	VSS[027]	VSS[108]	AA5
D8	VSS[028]	VSS[109]	AA8
D11	VSS[029]	VSS[110]	AA11
D13	VSS[030]	VSS[111]	AA14
D16	VSS[031]	VSS[112]	AA16
D19	VSS[032]	VSS[113]	AA19
D23	VSS[033]	VSS[114]	AA22
D26	VSS[034]	VSS[115]	AA25
E3	VSS[035]	VSS[116]	AB1
E6	VSS[036]	VSS[117]	AB4
E14	VSS[037]	VSS[118]	AB11
E16	VSS[038]	VSS[119]	AB13
E19	VSS[039]	VSS[120]	AB16
E21	VSS[040]	VSS[121]	AB19
E24	VSS[041]	VSS[122]	AB23
F5	VSS[042]	VSS[123]	AC3
F8	VSS[043]	VSS[124]	AC6
F11	VSS[044]	VSS[125]	AC8
F13	VSS[045]	VSS[126]	AC11
F16	VSS[046]	VSS[127]	AC14
F19	VSS[047]	VSS[128]	AC16
F22	VSS[048]	VSS[129]	AC19
G4	VSS[049]	VSS[130]	AC21
G1	VSS[050]	VSS[131]	AC24
G23	VSS[051]	VSS[132]	AD2
G26	VSS[052]	VSS[133]	AD5
H3	VSS[053]	VSS[134]	AD8
H6	VSS[054]	VSS[135]	AD11
H21	VSS[055]	VSS[136]	AD13
H24	VSS[056]	VSS[137]	AD16
J2	VSS[057]	VSS[138]	AD19
J5	VSS[058]	VSS[139]	AD22
J22	VSS[059]	VSS[140]	AD25
J25	VSS[060]	VSS[141]	AE1
K4	VSS[061]	VSS[142]	AE4
K11	VSS[062]	VSS[143]	AE8
K23	VSS[063]	VSS[144]	AE11
K26	VSS[064]	VSS[145]	AE14
L3	VSS[065]	VSS[146]	AE16
L6	VSS[066]	VSS[147]	AE19
L21	VSS[067]	VSS[148]	AE23
L24	VSS[068]	VSS[149]	AE26
M2	VSS[069]	VSS[150]	AF6
M5	VSS[070]	VSS[151]	AF8
M22	VSS[071]	VSS[152]	AF11
M25	VSS[072]	VSS[153]	AF16
N1	VSS[073]	VSS[154]	AF19
N4	VSS[074]	VSS[155]	AF21
N23	VSS[075]	VSS[156]	A25
N26	VSS[076]	VSS[157]	AF25
P3	VSS[077]	VSS[158]	
	VSS[078]	VSS[159]	
	VSS[079]	VSS[160]	
	VSS[080]	VSS[161]	
	VSS[081]	VSS[162]	
	VSS[082]	VSS[163]	

Merom Ball-out Rev 1a



PROJECT : ZD1
Quanta Computer Inc.










Strapping table

All strap are sampled with respect to the leading edge of the GMCH power ok signal
CFG[17:3] have internal pull-up
CFG[18:19] have internal pull-down
Any CFG signal strapping option not list below should be left NC pin

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CEG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4 (Default)
CEG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
CFG8	Low Power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reserved Lanes 1 = Normal operation (Default)
CEG[11:10]	Reserved	
CFG[13:12]	XOR/ ALLZ/ Clock Un gating	00 = Clock gating disable 01 = ALL-Z Mode Enable 10 = XOR Mode Enable 11 = Normal Cperation (Default)
CEG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable (Default)
CEG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal operation 1 = Reverse Lanes (Default)
CFG20	SDVO/PCIe concurrent	0 = Only SDVO or PCIe x1 is operation (Default) 1 = SDVO and PCIe x1 are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present (Default) 1 = SDVO Card Present

INTEL CRB
CRESTLINE SHOULD USE 200HMH




U308

C165

1U/10V

INTEL CRB
ADD 0.1UF



NC.1

NC.2

NC.3

NC.4

NC.5

NC.6

NC.7

NC.8

NC.9

NC.10

NC.11

NC.12


NC.13

NC.14

NC.15

NC.16

CRESTLINE_1p0



INTEL FAE suggest PD for external graphics

RSVD

MUXING

DDR

CLK

DMI

CFG

GRAPHICS VID

PM

ME

MISC

NC

TEST_1

TEST_2

AV29

BB23

BA25

AV23

AW30

AV32

BD39

BG37

BG20

BK16

BG16

BE13

BH18

BJ15

BJ14

BE16

BL15

BK14

BK31

BL31

AR49

AW4

B42

C42

H48

H47

K44

K45

AN47

A138

AN42

AN46

AM47

A139

AN41

AN45

A146

A141

AM40

AM44

A147

A142

AM39

AM43

E35

A39

C38

B39

E36

T41

T42

T43

T44

R183

R422

R420

C559

H35

K36

G39

G40

A37

R32



R178

R168




PROJECT : ZD1
Quanta Computer Inc.

Size	Document Number	Rev
	GMCH (STRAPPING/OTHER 3/7)	E
Date:	Monday, May 07, 2007	Sheet 7 of 38




NB(Power-1)





PROJECT : ZD1
Quanta Computer Inc.


Size	Document Number GMCH Power-1(5/7)	Rev E
Date:	Wednesday, April 25, 2007	Sheet 9 of 38

NB(Power-2)








RTC



SB Strap




HDA




SB-PCIE/USB/DMI

SB-PCI






SB-GPIO

<FAE>
CRB STP_CPU# PU is no stuff.
CRB STP_CPU# always keeps high to ensure ME alive in M1 state.
(CLK, MCH, BCLK# must keep alive to make ME work)
I think there will be update for this design.
I suggest you to keep PU and OQ isolation resistors for this signal.




XOR Chain Entrance Strap

ICH_RSV0	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1





No Reboot strap


HDA_SPKR	Low = Default High = No Reboot
----------	-----------------------------------





Board ID	ID3	ID2	ID1	ID0
	0	0	0	0
	0	0	0	1
	0	0	1	0
	0	0	1	1
	0	1	0	0




PROJECT : ZD1
Quanta Computer Inc.











CRT Select




CRT CONNECTOR AND ESD




TV Out (SVHS) MiniDIN 7-pin




LAN




RJ45-11




CAMERA MODULE CONNECTOR




BLUETOOTH MODULE CONNECTOR




CIR







2nd FAN




New card





NEW CARD'S POWER SWITCH




LID SWITCH




HDMI




SATA HDD1




SATA HDD2



ODD (PATA)




USB




HOLES


CPU NUT




MXM NUT



MINI CARD NUT




MDC NUT




EMI PAD

Footprint error: PAD15 , PAD4 ,PAD16:
emipad97x87




Modify Rev:E




		PROJECT : ZD1 Quanta Computer Inc.	
Size	Document Number	Rev	E
USB/HOLE			
Date:	Monday, May 07, 2007	Sheet	25 of 38


CODEC (ALC268)




LINE OUT Amplifier



VR



MDC




The pin2 of ALC888 define MXM_SPDIF_OUT




PROJECT : ZD1
Quanta Computer Inc.

Size	Document Number	Rev
	REALTEK ALC268&888/MDC/VR	E
Date:	Monday, May 07, 2007	Sheet 26 of 38


Speaker Amplifier




SYSTEM LINE OUT/SPDIF




SYSTEM LINE IN/SUBWOOFER




MIC



INT MIC array




DIAMOND-LAKE ASIC




PLACE AS CLOSE AS POSSIBLE TO DIAMOND-LAKE ASIC.

STUFF: INDICATES A 2KB VIRTUAL PAGE => 256MB
 DESTUFF: INDICATES A 4KB VIRTUAL PAGE => 512MB & 1024MB



INTEL NAND FLASH




PLACEMENT NOTE:
 PLACE TERMINATION RESISTORS
 AT 10% TO 25% DISTANCE FROM
 NAND FLASH.

LAYOUT NOTE:
 ANY VIA ADDED BENEATH THE NAND FLASH
 NEEDS TO HAVE A SOLDERMASK ON IT.






PROJECT : ZD1
 Quanta Computer Inc.

INT K/B




Aces 88502-2641

LED




CPU FAN




FANPWR = 1.6*VSET


DEBUG PORT





T/P





EMI solution















$$R_{dson} \cdot I_{ocp} = PR55 \cdot 10u$$

$$R_{dson} = 15m \text{ ohm}$$



PROJECT : ZD1
Quanta Computer Inc.


Size	Document Number	Rev
	VTT +1.05V	C
Date:	Monday, May 07, 2007	Sheet 35 of 38



$$(10u * PR35) / R_{dson} + \Delta I / 2 = I_{ocp}$$








$$R1 = (100 * V_{out} - R2) K$$

if tune Vout PR38 un-mount, PR156 PR165 mount



MAX Current 3.5A

PC161, PL19 & PC162 near CN27



Add by power on 10/19

Model	REV	CHANGE LIST	MODEL	ZY3	
				FROM	To
ZD1 MB	1A	FIRST RELEASED: E200610-3793 (PCB: DA0ZD1MB6A0)		X	1A
	2A	Page10 : Depop R153 & pop L23 for system can not boot Page14 : U36 package didn't math footprint, change P/N. Page26 : Remove R275, install R276; remove R4, install R16; Change R245, R247 power source from +1.5V_S5/+1.5V to +3V_S5/+3V , Follow customer request modem change support to +3VSUS. Page22 : MMB(CN8) PIN define error. Page22 : TV card change support to +1.5V. Page18 : Install R5, depop R7,: Follow customer request use EC to control backlight ON/OFF function. Page14 : GPIO10: Reserve PU, 10K +> It is GPO and OD; GPIO14: Reserve PD, 10K => It is GPI as AC present and active high; Page6 : TV_DCONSEL[0:1], UMA =>NC, External VGA tie to GND. Page31 : 2nd FAN change design Page23 : New card power SW (location: U33) change same as Z01 Page31 : add 2 capacity 0.1uF(C634,C636) in DIGVOL_UP / DIGVOL_DN pins Page26 : Co-layout ALC268 and 888S Page28 : SD card can not be detected , U32(ES2) sample will fix this issue. Page28 : MMC card can not be detected , U32(ES2) sample will fix this issue. Page14 : The CLPWROK pin of ICH8 connect with HWPB signal Page22 : change CN7 pin definition for T/P no function. Page24 : change CN8 pin definition MMB no function. Page14 : The signal of KBSMI#_ICH add diode , and it PU to +3V_S5 The signal of LID591#_ICH add diode , and it PU to +3V_S5 for ICH8 electric leakage issue. Page26 : Change subwoofer from 4pin to 5pin connector.		X	1A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A	2A			
	1A				