

- 1.HSIC1\_WLAN2SOC\_DEVICE\_RDY
- 2.PMU\_GPIO\_BT\_REG\_ON\_R
- 3.PMU\_GPIO\_WLAN\_REG\_ON\_R
- 4.PMU\_GPIO\_BT\_REG\_ON
- 5.PMU\_GPIO\_WLAN\_REG\_ON
- 6.JTAG\_WLAN\_TMS\_TX\_BLANK
- 7.JTAG\_WLAN\_TDI\_OSCAR\_A
- 8.HSIC1\_SOC2WLAN\_HOST\_RDY\_R
- 9.JTAG\_WLAN\_SEL
- 10.TP\_JTAG\_WLAN\_TCK
- 11.TP\_JTAG\_WLAN\_TRST\_L

- 12.JTAG\_WLAN\_TDO\_OSCAR\_B
- 13.OSCAR2RADIO\_CONTEXT\_A
- 14.PMU\_GPIO\_WLAN\_HOST\_WAKE
- 15.VCC\_MAIN\_GRAPE\_RAMP
- 16.WLAN\_TX\_BLANK
- 17.PP3V3\_S2R
- 18.GPIO\_BT\_WAKE
- 19.SIM\_TRAY\_DETECT
- 20.UART2\_SOC2WLAN\_TX\_R
- 21.SIMCRD\_CLK\_CONN\_FILT
- 22.UART2\_WLAN2SOC\_TX\_R

- 1.PMU\_GPIO\_CLK\_32K\_WLAN\_R
- 2.UART1\_BT2SOC\_RTS\_L
- 3.UART1\_BT2SOC\_TX
- 4.UART1\_SOC2BT\_RTS\_L
- 5&12&15&17&21&26&28.GND
- 6.GPIO\_SOC2GRAPE\_RESET\_L

- 7.CUMULUS\_M\_VDDCORE
- 8.CUMULUS\_M\_VDDANA
- 9.CUMULUS\_S\_VDDCORE
- 10.TP\_CUMULUS\_S\_H\_SDO
- 11.TP\_CUMULUS\_S\_H\_SDI
- 13.CUMULUS\_MS\_CK
- 14.CUMULUS\_S\_BCFG\_RTCK
- 16.JTAG\_CUMULUS\_S\_TMS
- 18.CUMULUS\_MS\_SD
- 19.TP\_CUMULUS\_S\_H\_SCLK
- 20.CUMULUS\_S\_VDDANA
- 22.PP5V25\_GRAPE

- 23.TP\_CUMULUS\_S\_H\_CS\_L
- 24.GPIO\_GRAPE2SOC\_IRQ\_L
- 25.PP1V8\_GRAPE\_SW
- 27.DISPLAY\_SYNC
- 29.CUMULUS\_M\_BCFG\_RTCK
- 30.SPI2\_GRAPE\_MOSI
- 31.TP\_JTAG\_CUMULUS\_M\_TDI
- 32.TP\_JTAG\_CUMULUS\_M\_TDO
- 33.SPI2\_GRAPE\_CS\_L
- 34.TP\_JTAG\_CUMULUS\_M\_TCK
- 35.SPI2\_GRAPE\_SCLK
- 36.JTAG\_CUMULUS\_M\_TMS

- 1&19&20&22&24&25&26&27&28&29&30&31&32&33.GND
- 2.PP1V8\_SW1\_FOREHEAD
- 3.PP\_RF1\_1V8\_DIG
- 4.GPIO\_SOC2BB\_WAKE\_MODEM
- 5.HSIC2\_SOC2BB\_HOST\_RDY
- 6.PS\_HOLD\_PMIC
- 7.BB\_JTAG\_TMS
- 8.DEBUG\_RST\_L
- 9.USB\_BB\_DEBUG\_N
- 10.USB\_BB\_DEBUG\_P

- 11.BB\_JTAG\_TRST\_L
- 12.BB\_JTAG\_TCK
- 13.BB\_JTAG\_TDI
- 14.BB\_JTAG\_TDO
- 15.BB\_JTAG\_RTCLK
- 16.PP\_SMPS1\_MSMC\_1V05
- 17.PP\_SMPS4\_RF2\_2V05
- 18.TP\_BB\_TEST\_MODE\_1
- 21.TP\_BB\_TEST\_MODE\_0
- 23.PP\_SMPS2\_RF1\_1V3

- 1&2&4&5&6.GND
- 3.PP3V0\_SENSOR\_PROX\_AD7149\_FILT
- 7.PP2V9\_AVDD\_CAM\_REAR\_FILT
- 8.PP2V6\_CAM\_REAR\_AF\_FILT
- 9.CAM\_REAR\_VSYNC
- 10.PP1V8\_CAM\_REAR\_FILT
- 11.ISPO\_CAM\_REAR\_SHUTDOWN\_L\_F
- 12.ISPO\_CAM\_REAR\_SDA\_F
- 13.PP1V3\_CAM\_REAR\_FILT
- 14.ISPO\_CAM\_REAR\_CLK\_F
- 15.ISPO\_CAM\_REAR\_SCL\_F
- 16.PP1V8\_S2R\_SW3\_COMP

- 1.SIM\_TRAY\_DETECT\_FILT
- 2.SIMCRD\_RST\_CONN\_FILT
- 3.PP3V0\_S2R\_NAVAJA\_FILT
- 4&5&6.PPVBUS\_E75\_USB\_CONN
- 7.PMU\_GPIO\_MB\_HALL1\_IRQ
- 8.SIMCRD\_IO\_CONN\_FILT
- 9.PP\_LDO6\_RUIM\_1V8\_FILT
- 10.PMU\_GPIO\_MB\_HALL2\_IRQ\_FILT
- 11&12&13&14&60.GND
- 15.MAX983X4\_L1\_GAIN
- 16.PMU\_GPIO\_MB\_HALL2\_IRQ
- 17.SPKRAMP\_L1\_OUT\_P
- 18.LEFT\_CH\_OUT\_N
- 19.LEFT\_CH\_OUT\_P
- 20.SPKRAMP\_L1\_OUT\_N
- 21.MAX983X4\_L2\_GAIN
- 22.AUD\_SPKRAMP\_MUTE\_L
- 23.RIGHT\_CH\_OUT\_N
- 24.RIGHT\_CH\_OUT\_P
- 25.PPOUT\_E75\_ACC\_ID1\_CONN
- 26.SPKRAMP\_L2\_OUT\_N
- 27.SPKRAMP\_L2\_OUT\_P
- 28.PPOUT\_E75\_ACC\_ID2\_CONN
- 29.E75\_DPAIR2\_CONN\_N
- 30.E75\_DPAIR2\_CONN\_P
- 31.SPKRAMP\_R2\_OUT\_P
- 32.MAX983X4\_R1\_GAIN
- 33.SPKRAMP\_R1\_OUT\_P
- 34.SPKRAMP\_R1\_OUT\_N
- 35.MAX983X4\_R2\_GAIN
- 36.SPKRAMP\_R2\_OUT\_N
- 37.E75\_ACC\_DET\_CONN\_L

- 1.FMIO\_CLE
- 2.BOARD\_TEMP5\_P
- 3.GPIO\_BTN\_HOME\_L
- 4.PPVREF\_FMI\_NAND
- 5.PP1V8\_EXT\_SW
- 6.FMIO\_RE\_L
- 7.FMIO\_CE0\_L
- 8.FMIO\_WE\_L
- 9.FMIO\_ALE
- 10.FMIO\_AD<7>
- 11.FMIO\_DQS
- 12.FMIO\_AD<6>
- 13.FMIO\_AD<5>
- 14.FMIO\_AD<4>
- 15.FMIO\_AD<0>
- 16.FM1\_AD<0>
- 17.FMIO\_AD<1>
- 18.FMIO\_AD<2>
- 19.FMIO\_AD<3>
- 20.PP1V2\_S2R
- 21.PP1V2\_SW1
- 22.PP3V3\_SW
- 23.I2C2\_SDA\_1V8
- 24.VCC\_MAIN\_PP3V3SW\_RAMP
- 25.PP1V8\_SW1
- 26.I2C2\_SCL\_1V8
- 27.JTAG\_SOC\_TDI
- 28.JTAG\_SOC\_SEL
- 29.UART6\_TS\_ACC\_TXD





- 1.WDOG\_SOC
- 2.SOC\_TST\_CLKOUT
- 3.PP1V2\_SW1
- 4.JTAG\_SOC\_TRST\_L
- 5.TP\_JTAG\_SOC\_TDO
- 6.PPVREF\_FMI\_SOC
- 7&10&11&13&14.GND
- 8.HSIC1\_WLAN2SOC\_REMOTE\_WAKE
- 9.UART6\_TS\_ACC\_RXD
- 12.SOC\_TESTMODE
- 15.UART1\_SOC2BT\_TX
- 16.TP\_GPIO\_DFU\_STATUS
- 17.SPI2\_GRAPE\_MISO
- 18.SPI3\_CODECS\_CS\_L
- 19.GPIO\_SOC2PMU\_KEEPACT
- 20.UART0\_SOC\_TXD
- 21.WDOG\_SOC2PMU\_RESET\_IN
- 22.SOC\_TST\_CPUSWITCH\_OUT
- 23.PMU\_GPIO\_BT\_HOST\_WAKE
- 24.SOCHOT0\_L
- 25.OSCAR\_TIME\_SYNC\_HOST\_INT
- 26.BOARD\_TEMP7\_P

- 1.GPIO\_TS2SOC2PMU\_INT
- 2.SPI\_OSCAR2COMPASS\_CS\_L
- 3.GPIO\_FORCE\_DFU
- 4.GPIO\_SOC2BB\_RST\_L
- 5.PMU\_GPIO\_CLK\_32K\_OSCAR
- 6.GPIO\_SOC2OSCAR\_DBGEN
- 7.TP\_OSCAR\_PO\_22
- 8.UART4\_SOC2OSCAR\_TXD
- 9.SPI\_OSCAR\_MISO
- 10.GPIO\_SOC2OSCAR\_DBGEN\_R
- 11.PP3V0\_S2R\_SENSOR
- 12.PP1V2\_S2R\_SW2
- 13.GPIO\_BB2SOC\_GPS\_SYNC
- 14.OSCAR2RADIO\_CONTEXT\_B
- 15.PP1V8\_S2R\_SW3
- 16.SOCHOT0\_R\_L
- 17.PPVDD\_SRAM
- 18.PP3V0\_UVLO
- 19.PMU\_GPIO\_OSCAR2PMU\_HOST\_WAKE
- 20.PMU\_SHDWN
- 21.PP3V0\_S2R\_NAVAJA
- 22.UART4\_OSCAR2SOC\_RXD
- 23.PPVDD\_SOC
- 24.ACCEL2OSCAR\_INT1
- 25.GPIO\_OSCAR\_RESET\_L
- 26.PP2V9\_CAM
- 27.PPVBUS\_USB\_DCIN
- 28.PPVDD\_GPU
- 29.DWL\_AP\_CLK
- 30.SOCHOT1\_L
- 31.PPVDD\_CPU
- 32.PP1V0\_SOC
- 33.USB\_VBUS\_DETECT
- 34.PP1V8\_ALWAYS
- 35.BOARD\_TEMP2\_P
- 36.GPIO\_PMU2SOC\_IRQ\_L
- 37.PP3V0\_S2R\_TRISTAR
- 38.PP2V6\_CAM\_AF
- 39.VBUS\_PROT\_G
- 40.PMU\_TCAL
- 41.PP3V0\_ALS
- 42.PMU\_GPIO\_PMU2BBPMU\_RST\_L
- 43.PPVBUS\_PROT
- 44.BOARD\_TEMP8\_P
- 45.PMU\_VCENTER
- 46.BOARD\_TEMP6\_P
- 47.TP\_HV\_CHG\_EN
- 48.PPVCC\_MAIN
- 49.TP\_AMUX\_B3
- 50.TP\_AMUX\_BY
- 51.TP\_AMUX\_AY
- 52.TP\_AMUX\_A3
- 53.DPM1VAFCDM
- 55.I2C0\_SCL\_1V8
- 56.I2C0\_SDA\_1V8

- 1.GPIO\_SOC2BB\_WAKE\_MODEM
- 2.GPIO\_BTN\_VOL\_UP\_L
- 3.GYRO2OSCAR\_INT2
- 4.GPIO\_BTN\_VOL\_DOWN\_L
- 5.GPIO\_BTN\_SRL\_L\_FILT
- 6.PP3V0\_GYRO
- 7.SPI\_OSCAR2GYRO\_CS\_L
- 8.GPIO\_BTN\_VOL\_UP\_L\_FILT
- 9.SIMCRD\_IO\_CONN
- 10.SIMCRD\_RST\_CONN
- 11.GPIO\_BTN\_ONOFF\_L\_FILT
- 12.GPIO\_BTN\_VOL\_DOWN\_L\_FILT
- 13.GPIO\_HS4\_SHUNT\_EN
- 14.PP3V0\_SPARE1
- 15.PP6V0\_LCM\_VBOOST
- 16.GPIO\_BB2SOC\_RESET\_DET\_L
- 17.UART\_WLAN2BB\_LTE\_COEX
- 18&58.BATT\_NTC
- 19.GPIO\_SOC2BB\_RADIO\_ON\_L
- 20.GPIO\_BTN\_SRL\_L
- 21.GPIO\_BTN\_ONOFF\_L
- 22.PA\_NTC\_P
- 23.PP\_LDO6\_RUIM\_1V8
- 24.GPIO\_CODECS2SOC\_IRQ\_L
- 25.SPI3\_CODECS\_MISO
- 26.SPI3\_CODECS\_SCLK
- 27.GPIO\_BB2SOC\_GSM\_TXBURST
- 28.ACCEL2OSCAR\_INT2
- 29.GYRO2OSCAR\_INT1
- 30.GYRO\_DEN
- 31.SPI\_OSCAR2ACCEL\_CS\_L
- 32.PP3V0\_ACCEL
- 33.PPBATT\_POS\_RC
- 34.AIN3P
- 35.DMIC1\_FF\_SCLK
- 36.AIN3N
- 37.SPI3\_CODECS\_MOSI
- 38.PMU\_GPIO\_CODECS\_HS\_INT\_L
- 39.L81\_SPEAKER\_VQ
- 40.GND
- 41.GND\_AUDIO\_CODECS
- 42&64&65&66&69.PPBATT\_VCC
- 43&57.BATT\_SWI\_CONN
- 44.PMU\_GPIO\_BB\_VBUS\_DET
- 45.PMU\_GPIO\_BB2PMU\_HOST\_WAKE
- 46.PP1V8\_S2R
- 47.PPLED\_OUT\_B
- 48.COMPASS2OSCAR\_INT
- 50&51&52&55&58&59&71&72.GND
- 53.UART\_BB2WLAN\_LTE\_COEX
- 54.MIKEY\_TS\_P
- 55.MIKEY\_TS\_N


- 1.PP3V0\_COMP
- 2.PP3V0\_S2R\_SENSOR
- 3.SPI\_OSCAR\_SCLK
- 4.SPI\_OSCAR\_MOSI
- 5.PP1V8\_COMP
- 6.I2C0\_CAM\_ALS\_SCL\_1V8\_F
- 7.GPIO\_CAM\_ALS2SOC\_IRQ\_L\_F
- 8.ISP1\_CAM\_FRONT\_SDA\_F
- 9.ISP1\_CAM\_FRONT\_SCL\_F
- 10.PP3V0\_ALS\_FILT
- 11.I2C0\_CAM\_ALS\_SDA\_1V8\_F
- 12.ISP1\_CAM\_FRONT\_CLK\_F
- 13.ISP1\_CAM\_FRONT\_SHUTDOWN\_L\_F
- 14.PP2V9\_AVDD\_CAM\_FRONT\_FILT
- 15.PP1V8\_CAM\_FRONT\_FILT
- 16.GPIO\_HS3\_SHUNT\_EN\_FILT
- 17.CONN\_HP\_HEADSET\_DET\_FILT
- 18.GPIO\_HS4\_SHUNT\_EN\_FILT
- 19.CONN\_HP\_HS4\_REF\_FILT
- 20.CONN\_HP\_HS3\_FILT
- 21.CONN\_HP\_RIGHT\_FILT
- 22.CONN\_HP\_LEFT\_FILT
- 23.CONN\_HP\_HS4\_FILT
- 24.CONN\_HP\_HS3\_REF\_FILT
- 25.BOARD\_TEMP4\_P
- 26.DMIC1\_FF\_SCLK\_FILT
- 27.DMIC1\_FF\_SD
- 28.DMIC1\_FF\_SD\_FILT
- 29.PP1V8\_DMIC\_FILT
- 30.GPIO\_HS3\_SHUNT\_EN


- 60.PP1V7\_VA\_VCP
- 61.PP1V7\_VCP
- 62.L81\_DMIC1\_FF\_SD
- 63.CODECS\_HP\_DET\_R
- 67.GPIO\_PROX2SOC\_IRQ\_L
- 70.BATT\_SNS
- 73.PP\_SMPS5\_DSP\_1V05
- 74.PP\_LDO1






R4802  
C4801  
1087R


8	7	6	5	4	3									
PDF CSA CONTENTS			PDF CSA CONTENTS		PDF CSA CONTENTS									
1	1	Table of Contents	N/A	N/A	26	32	CELL: BASEBAND PMU (1 OF 2)	RADIO_MLB_72_B7	06/03/2013	51	65	GRAPE: 1V8 POWER SWITCH	N/A	N/A
2	2	BLOCK DIAGRAM: SYSTEM	N/A	N/A	27	33	CELL: BASEBAND PMU (2 OF 2)	RADIO_MLB_72_B7	06/03/2013	52	66	GRAPE: CUMULUS	N/A	N/A
3	4	BOM TABLES	N/A	N/A	28	34	CELL: BASEBAND (1 OF 2)	RADIO_MLB_72_B7	06/03/2013	53	70	DISPLAY: EDP CONN	N/A	N/A
4	6	SOC: MAIN	N/A	N/A	29	35	CELL: BASEBAND(2 OF 2)	RADIO_MLB_72_B7	06/03/2013	54	75	POWER: BATTERY CONNECTOR	N/A	N/A
5	7	SOC: I/OS	N/A	N/A	30	36	CELL: TRANSCEIVER (1 OF 2)	RADIO_MLB_72_B7	06/03/2013	55	81	PMU: ANYA PAGE 1	N/A	N/A
6	8	SOC: NAND	N/A	N/A	31	37	CELL: TRANSCEIVER (2 OF 2)	RADIO_MLB_72_B7	06/03/2013	56	82	PMU: ANYA PAGE 2	N/A	N/A
7	9	SOC: DP,MIPI	N/A	N/A	32	38	CELL: TRANSCEIVER MATCHING	RADIO_MLB_72_B7	06/03/2013	57	83	PMU: ANYA PAGE 3	N/A	N/A
8	10	SOC: DDR	N/A	N/A	33	39	CELL: SAW BANK	RADIO_MLB_72_B7	06/03/2013	58	84	PMU: ANYA PAGE 4	N/A	N/A
9	11	SOC: IO POWER	N/A	N/A	34	40	CELL: BAND 1/4 PAT	RADIO_MLB_72_B7	06/03/2013	59	90	SOC: DEBUG	N/A	N/A
10	12	SOC: SRAM POWER	N/A	N/A	35	41	CELL: BAND 2/3 PAD	RADIO_MLB_72_B7	06/03/2013	60	93	TEST: TP/HOLES/FIDUCUALS	N/A	N/A
11	13	SOC: CPU POWER	N/A	N/A	36	42	CELL: BAND 20 PAD	RADIO_MLB_72_B7	06/03/2013	61	94	TEST: EE TP/PP	N/A	N/A
12	14	DDR: CHANNEL 0 AND 1	N/A	N/A	37	43	CELL: BAND 5/8 PAD	RADIO_MLB_72_B7	06/03/2013	62	121	POWER: ALIASES	N/A	N/A
13	15	SOC: MISC & ALIASES	N/A	N/A	38	44	CELL: BAND 13/17 PAD	RADIO_MLB_72_B7	06/03/2013	63	150	CONSTRAINTS: MLB RULES	N/A	N/A
14	16	NAND: NAND	N/A	N/A	39	45	CELL: PA DC/DC CONVERTER	RADIO_MLB_72_B7	06/03/2013	64	151	CONSTRAINTS: LOW SPEED BUS	N/A	N/A
15	17	AUDIO: L81 CODEC	N/A	N/A	40	46	CELL: 2G FEM	RADIO_MLB_72_B7	06/03/2013	65	152	CONSTRAINTS: DISPLAY/AUDIO	N/A	N/A
16	18	AUDIO: HP/DMIC FLEX CONNS	N/A	N/A	41	47	CELL: RX DIVERSITY	RADIO_MLB_72_B7	06/03/2013	66	153	CONSTRAINTS: DDR/FMI	N/A	N/A
17	19	AUDIO: SPEAKER AMPS RIGHT	N/A	N/A	42	48	CELL: GPS	RADIO_MLB_72_B7	06/03/2013	67	154	CONSTRAINTS: POWER / GND	N/A	N/A
18	20	AUDIO: SPEAKER AMPS LEFT	N/A	N/A	43	49	CELL: ANTENNA FEEDS	RADIO_MLB_72_B7	06/03/2013	68	157	CONSTRAINTS: RF	N/A	N/A
19	24	SENSOR: OSCAR, GYRO, ACCEL	N/A	N/A	44	51	CELL: SIM FLEX CONN	N/A	N/A	69	158	CONSTRAINTS: WIFI/BT	WIFI_DEV	05/21/2013
20	25	SENSOR: HALL EFFECT	N/A	N/A	45	56	SENSOR: PROX AD7149	N/A	N/A					
21	26	IO: BUTTON FLEX CONN	N/A	N/A	46	58	WIFI/BT: MODULE	WIFI_DEV	05/21/2013					
22	27	CAMERA: FF AND ALS CONN	N/A	N/A	47	60	IO: TRISTAR	N/A	N/A					
23	28	CAMERA: REAR CONN	N/A	N/A	48	61	IO: FILTERING	N/A	N/A					
24	29	SENSOR: COMPASS	N/A	N/A	49	62	IO: FLEX HOTBAR PADS	N/A	N/A					
25	30	CELL: SYSTEM & DEBUG CONNECTORS	RADIO_MLB_72_B7	06/03/2013	50	63	IO: HOME BUTTON FILTERS	N/A	N/A					

























OMIT\_TABLE  
U0600  
ALCATRAZ  
DISCRETE  
FBGA  
(11 OF 14)

OMIT\_TABLE  
U0600  
ALCATRAZ  
DISCRETE  
FBGA  
(12 OF 14)

OMIT\_TABLE  
U0600  
ALCATRAZ  
DISCRETE  
FBGA  
(13 OF 14)

PPVDD\_GPU  
XW1300  
SHORT-10L-0.25MM-SM  
PPVDD\_GPU\_RAIL\_SENSE 1 5 0 2  
(PLANE SENSE)  
PLACE\_NEAR=U0600.AA8:11MM


PPVDD\_CPU  
XW1310  
SHORT-10L-0.25MM-SM  
PPVDD\_CPU\_RAIL\_SENSE 1 5 0 2  
(PLANE SENSE)  
PLACE\_NEAR=U0600.AA22:10MM

VDD\_CPU  
(10100MA)

VDD\_GPU  
(6800MA)


VDD\_CPU\_SENSE  
(DIE SENSE)

PPVDD\_GPU\_SENSE  
(DIE SENSE)




BOOT CONFIG ID

62 58 13 7 5 4 =PPIV8 SOC





BOOT_CONFIG[3:0]	MODE	S/W READ FLOW
0000	SPI	1. SET GPIO AS INPUT
0001	SPI W/TEST	2. DISABLE PU AND ENABLE PD
0010	NAND <- CURRENT SETTING	3. READ
0011	NAND W/TEST	

JTAG




BOARD ID

62 58 13 7 5 4 =PPIV8 SOC



BOARD_ID[3:0]	S/W READ FLOW
0000	MLB_A AP
0001	MLB_A DEV
0010	MLB_B AP
0011	MLB_B DEV
0100	MLB_C AP
0101	MLB_C DEV



BOARD REVISION




BRD_REV[3:0]	S/W READ FLOW
0000	PROTO 0
0001	PROTO 0 + T2
0010	PROTO 1 + T2
0011	PROTO 1 + T1
0100	PROTO 1 + T1 + B0
0101	PROTO 2 + T2 + B0
0110	EVT + T2 + B0
0111	DVT + T2 + B1

CURRENT SETTING ----> 0111

ALIASED NETS TO ALLOW BREAKING ON DEV BOARD



SHORTING RESET TO TRST HERE SO THEY CAN BE SEPARATED ON DEV BOARD  
NOTE: WHEN USING A0 SOC  
STUFF R1535  
NOSTUFF R1536  
CHANGE R0620 TO 4.7K











# SPEAKER AMPLIFIER



APN: 353S3445


TURN ON TIME: 3.5MS

75HZ +/- XXX%

TURN ON DELAY: ?MS

GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC





8

7

6

5

4

3


D

D

# HALL EFFECT

BIPOLAR ONE OUTPUT APN 353S3687

C-PANEL HALL EFFECT SENSOR  
(B-PANEL HALL EFFECT SENSOR ON HB)



C

C

B

B

A

8

7


6

5

4

3

# BUTTON CONNECTOR















# FRONT CAMERA CONNECTOR

## J65 CAMERA CONNECTOR

APN:MLB 516S0876

APN:FLEX 516S0869











CRITICAL  
J2700  
503548-1820  
P-ST-SM



# REAR CAMERA CONNECTOR

FLEX: 516S0974  
MLB: 516S0973


CRITICAL  
J2800  
AA07-S022VA1  
F-ST-SM





# COMPASS

APN 338S1014





# AP INTERFACE & DEBUG CONNECTOR

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.


## PROBE POINTS

- PP3000  
P4MM  
1 BB\_ERROR\_FLAG 29 68
- PP3001  
P4MM  
1 SLEEP\_CLK\_32K 27 28 68
- PP3002  
P4MM  
1 PMIC\_SSBI 27 28 68
- PP3003  
P4MM  
1 19P2M\_MDM 27 28 68
- PP3008  
P4MM  
1 WTR\_SSBI\_TX\_GPS 29 30
- PP3009  
P4MM  
1 WTR\_SSBI\_PRX\_DRX 29 30
- PP3010  
P4MM  
1 WTR\_RX\_ON 29 30 68
- PP3011  
P4MM  
1 WTR\_RF\_ON 29 30 68
- PP3012  
P4MM  
1 UART\_WLAN2BB\_LTE\_COEX 29 46
- PP3013  
P4MM  
1 UART\_BB2WLAN\_LTE\_COEX 29 46

## DEBUG CONNECTOR




BOOT OPTIONS	BOOT_CONFIG SW REGISTER VALUE	GPIO/BOOT_CONFIG CONFIGURATION								
		6	5	4	3	2	1	0		
BOOT_DEFAULT_OPTION	0X00	X	0	0	0	0	0	0	0	X
BOOT_NAND_OPTION	0X01	X	1	0	0	0	0	0	1	X
BOOT_HSI2_OPTION	0X02	X	1	0	0	0	0	1	0	X
BOOT_USB_OPTION	0X03	X	1	0	0	0	0	1	1	X
ENABLE SAHARA PROTOCOL	0X08	X	1	0	0	1	0	X	X	X



# BASEBAND PMU (1 OF 2)

D  
C  
B  
A

D  
C  
B  
A





# BASEBAND PMU ( 2 OF 2 )

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




PA_ID	MAV VER
0.1V	8.7
0.3V	8.6
0.5V	8.5
1.1V	7.7
1.3V	7.6
1.5V	7.5

BOARD_ID	REVISION
0.7V	PROTO1
0.9V	PROTO2
1.1V	EVT1
1.3V	EVT2
1.5V	DVT
1.7V	PVT

BB GPIO_29	PRODUCT_ID
1 (1.8V)	JXX
0 (NC, PD)	NXX



PA THERMISTOR REMOVED TO MATCH N41, AP SECTION NEEDS ITS OWN THERMISTOR PLACED NEAR THE PA'S.



D  
C  
B  
A


D  
C  
B  
A

# BASEBAND (1 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST

D  
C  
B  
A


D  
C  
B  
A



8 7 6 5 4 3 2 1

# BASEBAND (2 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




8 7 6 5 4 3

# RF TRANSCEIVER (1 OF 2)


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

## PRX TRANSCEIVER RF AND IQ PORTS




SWAPPED B1/4 AND B7 PRX INPUTS

## DRX TRANSCEIVER RF AND IQ PORTS




B7 DIFF PAIR NET NAME TO BE UPDATED

## TRANSCEIVER GROUND CONNECTIONS



## TRANSCEIVER PHASE CONTROL, TX RF & IQ PORTS



DC-BLOCK NEEDED FOR SELF CAL

7 DB ATTENUATOR

8 7 6 5 4 3

D

D

C

C


B

B

A

# RF TRANSCEIVER (2 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




TRANSCEIVER POWER CONNECTIONS

U3600 WTR1605 SRM 4 OF 5 PWR	
53	VDD_RF1_P_FELO
42	VDD_RF1_P_FELO
28	VDD_RF1_D_LBLO
26	VDD_RF1_D_FE
25	VDD_RF1_D_MBLO
85	VDD_RF1_JDET
83	VDD_RF2_P_BB
44	VDD_RF2_D_BB
67	VDD_RF2_P_VCO
76	VDD_RF1_P_VCO
66	VDD_RF1_P_PLL
51	VDD_RF2_S_VCO
40	VDD_RF1_S_VCO
65	VDD_RF1_S_PLL
111	VDD_RF2_T_DA
118	VDD_RF1_T_DA
117	VDD_RF1_T_UPC
116	VDD_RF1_T_LO
108	VDD_RF2_T_BB
136	VDD_RF2_T_VCO
127	VDD_RF2_XO
98	VDD_RF1_T_SYN
97	VDD_RF2_T_PLL
24	VDD_RF1_G_LNA
37	VDD_RF1_G_VCO
55	VDD_RF1_G_PLL
31	VDD_RF1_G_BB
87	VDD_DIO




# TRANSCEIVER TX AND RX MATCHING NETWORKS

## TX MATCHING NETWORKS




## RX MATCHING NETWORKS



# SAW BANK


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

## HB TX SAW BANK + B13/B17/B20 DP6T SWITCH AND MATCHING




BAND	V3=V2	V1
B3 TX	HIGH	X
B4 TX	LOW	X
B13 RX	HIGH	HIGH
B17 RX	HIGH	LOW
B20 RX	LOW	HIGH

## LB TX SAW BANK



# BAND 1/4 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA POWER MODE	PA_BS	PA_ON_B1_B4	PA_R1
POWER DOWN	X	0	0	0
STANDBY	X	X	0	X
B4	HPM	0	1	0
B4	LPM	0	1	1
B1	HPM	1	1	0
B1	LPM	1	1	1

# BAND 2/3 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA	POWER	MODE	PA_BS	PA_ON_B2_B3	PA_R1
=====	=====	=====	=====	=====	=====	=====
POWER DOWN		X		0	0	0
STANDBY		X		X	0	X
B3		HPM		0	1	0
B3		LPM		0	1	1
B2		HPM		1	1	0
B2		LPM		1	1	1

# BAND 20/7 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA POWER MODE	PA_ON_B20	PA_R1
POWER DOWN	LPM	0	0
STANDBY	X	0	X
B20	HPM	1	0
B20	LPM	1	1

# BAND 5/8 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA POWER MODE	PA_BS	PA_ON_B5_B8	PA_R1
=====	=====	=====	=====	=====
POWER DOWN	X	0	0	0
STANDBY	X	X	0	X
B5	HPM	0	1	0
B5	LPM	0	1	1
B8	HPM	1	1	0
B8	LPM	1	1	1

# BAND 13/17 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA POWER MODE	PA_BS	PA_ON_B13_B17	PA_R1
=====	=====	=====	=====	=====
POWER DOWN	X	0	0	0
STANDBY	X	X	0	X
B17	HPM	0	1	0
B17	LPM	0	1	1
B13	HPM	1	1	0
B13	LPM	1	1	1

# PA DC/DC CONVERTER

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.







# 2G FEM

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

## 2G FEM





# RX DIVERSITY



NEED TO UPDATE


BAND	DRX_ASM_V4	DRX_ASM_V3	DRX_ASM_V2	DRX_ASM_V1
B1/B4	LOW	LOW	LOW	LOW
B2/25	LOW	HIGH	LOW	LOW
B3	HIGH	LOW	LOW	LOW
B5/6/18	LOW	LOW	HIGH	LOW
B8	LOW	LOW	LOW	HIGH
B13/17	LOW	HIGH	HIGH	HIGH
B20	LOW	HIGH	HIGH	LOW
OFF	LOW	LOW	HIGH	HIGH
SWITCH IS TERMINATED IN ALL OTHER POSSIBLE STATES				

# GPS




# ANTENNA FEEDS


## DRX\_ANT COAX




## PRI\_ANT COAX



### SIM CARD FLEX CONN




### SIM CARD ESD PROTECTION



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0130	377S0159	?	U5100	RDAR://PROBLEM/12840016

# PROX SENSOR




PCB: ENSURE ACSHIELD PLANE UNDER  
U3200, NO GND PLANE NEAR PROX\_CIN NETS..

PCB: ACSHIELD NEEDS TO BE  
A PLANE UNDER PROX\_CIN NETS  
AND ALSO TIE TO CONNECTOR.

CHOOSE CIN NUMBERS FOR LAYOUT EASE

AFN: 516S0872  
FLEX: 516S0865

CRITICAL  
J5600  
503548-0620  
F-ST-SM



JUST IN CASE  
NEED EXTERNAL  
REF CAP TO MEASURE

INT\* IS OPEN DRAIN PU RAIL MATCH VDRIVE

INT IS 1.8V LEVEL.  
PROX GPIO WILL NOT BE USED.  
THEREFORE, PROX GPIO IS NOT  
CONNECTED TO MLB INTERCONNECT.

# WIFI/BT: MODULE

D

D


C

C


B

B


A



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0155	377S0104	?		RDAR: //PROBLEM/12840267







PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0116	377S0108		DZ6160	RDAR:8370432
155S0320	155S0513		L6100,L6101	RDAR://PROBLEM/9625601
155S0741	155S0397		L6157	RDAR://PROBLEM/11238851

D

D

C

C

B

B

A

8

7

6

5

4

3

8

7

6

5

4

3

8

7

6

5

4

3

D

D

C

C

B

B

A

8

7

6


5

4

3


### IO FLEX HOTBAR PADS

MLB 998-5877  
FLEX 998-5876




PINOUT MATCHES IO\_FLEX 4.2.0 3/12/13

# HOME BUTTON FILTERS



# GRAPE CONNECTOR SUPPORT




LAYOUT NOTE:  
PUT THERMAL VIAS AROUND U2300 IN CASE OF SHORTED CONDITION

# CUMULUS C1 (CSP) IN MASTER-SLAVE CONFIG



## MASTER CUMULUS

## SLAVE CUMULUS




PINOUT MATCHES GRAPE\_FLEX\_DRIVE\_ALT 0.1.0 1/8/13

PINOUT MATCHES GRAPE\_FLEX\_SENSE\_ALT 0.1.0 1/8/13




# EDP CONNECTOR SUPPORT




## EDP CONNECTOR


PINOUT MATCHES DISPLAY\_EDP\_FLEX 1.0.0 1/7/13



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0644	155S0823	?		RDAR://PROBLEM/11282371

FL7500, L1920





VCC\_MAIN BYPASS  
PLACE TWO 10UF CAP  
AT EACH VDD INPUT


MOSFET	FDMC6676BZ
CHANNEL	P-TYPE
RDS(ON)	27 MOHM @-4.5V
IMAX	6.9 A
VGS MAX	+/- 25V


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
128S0339	128S0279	?	C8140, C8141	KDAR // PROBLN/8967213

NOTE: FOR NO BATTERY SITUATION

C8137 0201 OKAY IF GRAPE HAS EXT FET










PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
107S0150	107S0208	?		RDAR: //PROBLEM/8380367

R8327, R8328, R8329, R8324, R8325, R8326



# THROTTLER



ADD A VIA PER PIN FOR ALL VSS\_\* AND VSSA\_\* PINS




# DEBUG RESET ACCESS




PLATED THROUGH HOLES

DRILL SIZE: 1.1MM X 0.4MM  
PLATING SIZE: 1.4MM X 0.7MM




FOREHEAD B2B STANDOFFS

STD9300  
STDOFF-3.3X1.17H-SM-1




GRAPE AND DISPLAY B2B STANDOFFS

STD9305  
STDOFF-3.3X1.8R1.17H-SM-1



FID9300



RF FIXTURE



8 7 6 5 4 3

POWER

Table listing power-related test points such as PPVDD CPU, PPVDD GPU, PPVDD SOC, PP1V8 S2R, etc., with their respective functional test values.

SMT TEST FIXTURE TP

Table listing SMT test fixture test points such as PP1V2 CAM FRONT FILT, PP1V3 CAM REAR FILT, PP1V7 VCP, etc., with their respective functional test values.

Table listing test points for TP9300 through TP9317, including their placement near various components like PPBATT VCC and PPVBUS E75 USB CONN.

GPIO

Table listing GPIO test points such as GPIO CAM ALS2SOC IRO L F, GPIO FORCE DEFL, GPIO GRAPE2SOC IRO FILT L, etc.

PMU GPIO

Table listing PMU GPIO test points such as PMU GPIO BB2PMU HOST WAKE, PMU GPIO BT REG ON R, PMU GPIO CLK 32K OSCAR, etc.

AUDIO

Table listing audio test points such as CONN HP HEADSET DET FILT, CONN HP HS3 FILT, CONN HP HS3 REF FILT, etc.

Table listing audio test points such as LEFT CH OUT P, LEFT CH OUT N, RIGHT CH OUT P, RIGHT CH OUT N, etc.

Table listing audio test points such as GND AUDIO CODEC, DMIC1 FF SCLK FILT, DMIC1 FF SD FILT, etc.

GRAPE

Table listing grape test points such as GPIO GRAPE2SOC IRO L, GPIO SOC2GRAPE RESET L, CLK 32K SOC2CUMULUS, etc.

UART

Table listing UART test points such as UART0 SOC RXD, UART0 SOC TXD.

BACKLIGHT

Table listing backlight test points such as PPLED BACK REG A, LED IO 1 A, LED IO 2 A, LED IO 3 A, LED IO 5 A, LED IO 6 A.

Table listing backlight test points such as PPLED BACK REG B, LED IO 1 B, LED IO 2 B, LED IO 3 B, LED IO 4 B, LED IO 5 B, LED IO 6 B.

BATTERY

Table listing battery test points such as BATT SWI CONN, BATT NTC.

E75

Table listing E75 test points such as E75 ACC DET CONN L, PPOUT E75 ACC ID1 CONN, PPOUT E75 ACC ID2 CONN, etc.

REEST JTAG/CONFIG

Table listing reest jtag/config test points such as JTAG SOC SEL, JTAG SOC TCK, JTAG SOC TDI, TP JTAG SOC TDO, etc.

BUTTONS

Table listing buttons test points such as GPIO BTN ONOFF L FILT, GPIO BTN HOME L, GPIO BTN VOL UP L FILT, etc.

BOARD TEMP

Table listing board temperature test points such as PA NTC P, BOARD TEMP2 P, BOARD TEMP3 P, BOARD TEMP4 P, BOARD TEMP5 P, BOARD TEMP6 P, BOARD TEMP7 P, BOARD TEMP8 P.

USB

Table listing USB test points such as USB SOC N, USB SOC P.

CAMERA

Table listing camera test points such as ISP0 CAM REAR CLK F, ISP0 CAM REAR SCL F, ISP0 CAM REAR SDA F, etc.

NAND

Table listing NAND test points such as FMI0 CE0 L.

DISPLAY

Table listing display test points such as DISPLAY SYNC FILT.

I2C

Table listing I2C test points such as I2C3 CAM ALS SCL IVB F, I2C3 CAM ALS SDA IVB F, I2C0 HP ALS SCL IVB FILT, etc.

SIM


Table listing SIM test points such as SIMCRD RST CONN, SIMCRD CLK CONN, SIMCRD IO CONN, SIM TRAY DETECT, PP LDO6 RUM IVB.

TEST POINT RULES:  
CENTER TO CENTER SPACING >= 1MM  
DIAMETER >= 0.5MM  
EDGE TO SHIELD >= 0.55MM

8 7 6 5 4 3 2 1



# POWER CONNECTIONS



8

7

6

5

4

3

Clock Signal Constraints

Table with 7 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes sub-tables for ELECTRICAL\_CONSTRAINT\_SET and NET\_TYPE with details for CLK\_50S.

UART

Table with 7 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes sub-tables for ELECTRICAL\_CONSTRAINT\_SET and NET\_TYPE for UART signals like UART0 SOC RXD, TXD, etc.

I2S

Table with 7 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes sub-tables for ELECTRICAL\_CONSTRAINT\_SET and NET\_TYPE for I2S signals like I2S0 CODEC ASP MCK R, etc.

DWI

Table with 7 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes sub-tables for ELECTRICAL\_CONSTRAINT\_SET and NET\_TYPE for DWI signals.

I2C

Table with 7 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes sub-tables for ELECTRICAL\_CONSTRAINT\_SET and NET\_TYPE for I2C signals like I2C0\_SDA\_1V8, I2C1 SOC2OSCAR SWDIO\_1V8, etc.

SPI

Table with 7 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes sub-tables for ELECTRICAL\_CONSTRAINT\_SET and NET\_TYPE for SPI signals like SPI3 CODEC MISO, SPI2 GRAPE MISO, etc.

JTAG

Table with 7 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes sub-tables for ELECTRICAL\_CONSTRAINT\_SET and NET\_TYPE for JTAG signals like JTAG SOC TCK, JTAG SOC TMS, etc.

USB

Table with 7 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes sub-tables for ELECTRICAL\_CONSTRAINT\_SET and NET\_TYPE for USB signals like USB SOC P, USB SOC N, etc.

HSIC

Table with 7 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes sub-tables for ELECTRICAL\_CONSTRAINT\_SET and NET\_TYPE for HSIC signals like HSIC1 WLAN DATA, HSIC1 WLAN STB, etc.

D

C

B

A

8

7

6

5

4

3

D

C

B



8

7

6

5

4

3

MIPI

Table with 4 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MIPI\_90D and MIPI1C.

Large table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists various MIPI and MIPI1C signals and their constraints.

BACKLIGHT

Table with 4 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include LED and LEDB.

Table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists backlight LED signals like LED IO 1 A R, LED IO 1 B R, etc.

AUDIO/SPEAKER

Table with 4 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include AUDIO.

Large table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists various audio and speaker signals and their constraints.

XTAL

Table with 4 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row includes CRYSTAL.

Table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists crystal signals like XTAL SOC 24M I, XTAL SOC 24M O, etc.

EMBEDDED DISPLAYPORT

Table with 4 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include EDP\_90D and EDP\_50S.

Large table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists various EDP signals and their constraints.

TEMP SENSORS

Table with 4 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row includes BOARD\_TEMP.

Table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists temperature sensor signals like BOARD\_TEMP, PA\_NTC\_P, etc.

GRAPE

Table with 4 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row includes GRAPE.

Table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists grape signals like MT\_PANEL\_IN<0..29>, MT\_PANEL\_OUT<0..39>.

D

D

C

C

B

B

A

8

7

6

5

4

3

DDR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_50S	*	DRAM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR	*	*	3:1_SPACING

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_90D	*	DRAM_DIFF

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R300	DDR_50S	DDR	DDR0_CA<0>	8 12 61
R301	DDR_50S	DDR	DDR0_CA<9..1>	8 12 61
R302	DDR_50S	DDR	DDR0_DM<3..0>	8 12 61
R303	DDR_90D	DDR	DDR0_CK_P	8 12 61
R304	DDR_90D	DDR	DDR0_CK_N	8 12 61
R305	DDR_50S	DDR	DDR0_CKE<1..0>	8 12 61
R306	DDR_50S	DDR	DDR0_CSN<1..0>	8 12 61
R307		DDR	DDR0_CA_ZQ_SOC	8
R308		DDR	DDR0_DO_ZQ_SOC	8
R309		DDR	DDR0_ZQ_DRAM	12
R310	DDR_50S	DDR	DDR0_DQ<1..0>	8 12 61
R311	DDR_50S	DDR	DDR0_DQ<2>	8 12 61
R312	DDR_50S	DDR	DDR0_DQ<7..3>	8 12 61
R313	DDR_90D	DDR	DDR0_DQS_P<0>	8 12 61
R314	DDR_90D	DDR	DDR0_DQS_N<0>	8 12 61
R315	DDR_50S	DDR	DDR0_DQ<15..8>	8 12 61
R316	DDR_90D	DDR	DDR0_DQS_P<1>	8 12 61
R317	DDR_90D	DDR	DDR0_DQS_N<1>	8 12 61
R318	DDR_50S	DDR	DDR0_DQ<23..16>	8 12 61
R319	DDR_90D	DDR	DDR0_DQS_P<2>	8 12 61
R320	DDR_90D	DDR	DDR0_DQS_N<2>	8 12 61
R321	DDR_50S	DDR	DDR0_DQ<27..25>	8 12 61
R322	DDR_50S	DDR	DDR0_DQ<28>	8 12 61
R323	DDR_50S	DDR	DDR0_DQ<31..29>	8 12 61
R324	DDR_90D	DDR	DDR0_DQS_P<3>	8 12 61
R325	DDR_90D	DDR	DDR0_DQS_N<3>	8 12 61
R326	DDR_50S	DDR	DDR1_CA<3..0>	8 12 61
R327	DDR_50S	DDR	DDR1_CA<9..4>	8 12 61
R328	DDR_50S	DDR	DDR1_DM<3..0>	8 12 61
R329	DDR_90D	DDR	DDR1_CK_P	8 12 61
R330	DDR_90D	DDR	DDR1_CK_N	8 12 61
R331	DDR_50S	DDR	DDR1_CKE<1..0>	8 12 61
R332	DDR_50S	DDR	DDR1_CSN<0>	8 12 61
R333	DDR_50S	DDR	DDR1_CSN<1>	8 12 61
R334		DDR	DDR1_CA_ZQ_SOC	8
R335		DDR	DDR1_DO_ZQ_SOC	8
R336		DDR	DDR1_ZQ_DRAM	12
R337	DDR_50S	DDR	DDR1_DQ<7..0>	8 12 61
R338	DDR_90D	DDR	DDR1_DQS_P<0>	8 12 61
R339	DDR_90D	DDR	DDR1_DQS_N<0>	8 12 61
R340	DDR_50S	DDR	DDR1_DQ<15..8>	8 12 61
R341	DDR_90D	DDR	DDR1_DQS_P<1>	8 12 61
R342	DDR_90D	DDR	DDR1_DQS_N<1>	8 12 61
R343	DDR_50S	DDR	DDR1_DQ<23..16>	8 12 61
R344	DDR_90D	DDR	DDR1_DQS_P<2>	8 12 61
R345	DDR_90D	DDR	DDR1_DQS_N<2>	8 12 61
R346	DDR_50S	DDR	DDR1_DQ<31..24>	8 12 61
R347	DDR_90D	DDR	DDR1_DQS_P<3>	8 12 61
R348	DDR_90D	DDR	DDR1_DQS_N<3>	8 12 61

VREF (DDR/FMI)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VREF	*	*	5:1_SPACING

VOLTAGE	NET_TYPE			
	PHYSICAL	SPACING		
0.6V	PP_PWR	PWR	PPVREF_DDR0_CA_SOC	8
0.6V	PP_PWR	PWR	PPVREF_DDR0_DO_SOC	8
0.6V	PP_PWR	PWR	PPVREF_DDR1_CA_SOC	8
0.6V	PP_PWR	PWR	PPVREF_DDR1_DO_SOC	8
0.6V	PP_PWR	PWR	PPVREF_DDR0_CA_DRAM	12
0.6V	PP_PWR	PWR	PPVREF_DDR0_DO_DRAM	12
0.6V	PP_PWR	PWR	PPVREF_DDR1_CA_DRAM	12
0.6V	PP_PWR	PWR	PPVREF_DDR1_DO_DRAM	12
0.9V	PP_PWR	VREF	PPVREF_FMI_SOC	6 61
0.9V	PP_PWR	VREF	PPVREF_FMI_NAND	14 61

NAND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
NAND_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
NAND	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	PHYSICAL	SPACING			
R349	FMI0_AD_CTRL_PP	NAND_50S	NAND	FMI0_AD<0>	6 14 61
R350	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<1>	6 14 61
R351	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<2>	6 14 61
R352	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<3>	6 14 61
R353	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<4>	6 14 61
R354	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<5>	6 14 61
R355	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<6>	6 14 61
R356	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<7>	6 14 61
R357	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_ALE	6 14 61
R358	FMI0_CE	NAND_50S	NAND	FMI0_CEO_L	6 14 60 61
R359	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_CLE	6 14 61
R360	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_DQS	6 14 61
R361	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_RE_L	6 14 61
R362	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_WE_L	6 14 61
R363	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<0>	6 14 61
R364	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<1>	6 14
R365	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<2>	6 14
R366	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<3>	6 14
R367	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<4>	6 14
R368	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<5>	6 14
R369	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<6>	6 14
R370	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<7>	6 14
R371	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_ALE	6 14 61
R372	FMI1_CE	NAND_50S	NAND	FMI1_CEO_L	6 14 61
R373	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_CLE	6 14 61
R374	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_DQS	6 14 61
R375	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_RE_L	6 14 61
R376	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_WE_L	6 14 61

NAND DEV

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R377	NAND_50S	NAND	FMI0_AD_BUF<0>	
R378	NAND_50S	NAND	FMI0_AD_BUF<1>	
R379	NAND_50S	NAND	FMI0_AD_BUF<2>	
R380	NAND_50S	NAND	FMI0_AD_BUF<3>	
R381	NAND_50S	NAND	FMI0_AD_BUF<4>	
R382	NAND_50S	NAND	FMI0_AD_BUF<5>	
R383	NAND_50S	NAND	FMI0_AD_BUF<6>	
R384	NAND_50S	NAND	FMI0_AD_BUF<7>	
R385	NAND_50S	NAND	FMI0_ALE_BUF	
R386	NAND_50S	NAND	FMI0_CEO_BUF_L	
R387	NAND_50S	NAND	FMI0_CLE_BUF	
R388	NAND_50S	NAND	FMI0_DQS_BUF	
R389	NAND_50S	NAND	FMI0_DQSN_BUF	
R390	NAND_50S	NAND	FMI0_REP_BUF	
R391	NAND_50S	NAND	FMI0_RE_BUF_L	
R392	NAND_50S	NAND	FMI0_WE_BUF_L	
R393	NAND_50S	NAND	FMI1_AD_BUF<0>	
R394	NAND_50S	NAND	FMI1_AD_BUF<1>	
R395	NAND_50S	NAND	FMI1_AD_BUF<2>	
R396	NAND_50S	NAND	FMI1_AD_BUF<3>	
R397	NAND_50S	NAND	FMI1_AD_BUF<4>	
R398	NAND_50S	NAND	FMI1_AD_BUF<5>	
R399	NAND_50S	NAND	FMI1_AD_BUF<6>	
R400	NAND_50S	NAND	FMI1_AD_BUF<7>	
R401	NAND_50S	NAND	FMI1_ALE_BUF	
R402	NAND_50S	NAND	FMI1_CEO_BUF_L	
R403	NAND_50S	NAND	FMI1_CLE_BUF	
R404	NAND_50S	NAND	FMI1_DQS_BUF	
R405	NAND_50S	NAND	FMI1_DQSN_BUF	
R406	NAND_50S	NAND	FMI1_REP_BUF	
R407	NAND_50S	NAND	FMI1_RE_BUF_L	
R408	NAND_50S	NAND	FMI1_WE_BUF_L	

PWR

VOLTAGE	NET_TYPE		
	PHYSICAL	SPACING	
<b>BUCKS</b>			
4.7V	PP_EWR	DWR	BUCK0 LX0 55
4.7V	PP_EWR	DWR	BUCK0 LX1 55
4.7V	PP_EWR	DWR	BUCK0 LX2 55
4.7V	PP_EWR	DWR	BUCK0 LX3 55
1.1V	PP_EWR	DWR	BUCK0 FB 55
4.7V	PP_EWR	DWR	BUCK1 LX0 55
4.7V	PP_EWR	DWR	BUCK1 LX1 55
4.7V	PP_EWR	DWR	BUCK1 LX2 55
1.1V	PP_EWR	DWR	BUCK1 FB 55
4.7V	PP_EWR	DWR	BUCK2 LX0 55
1.0V	PP_EWR	DWR	BUCK2 FB 55
4.7V	PP_EWR	DWR	BUCK3 LX0 55
1.8V	PP_EWR	DWR	BUCK3 FB 55
4.7V	PP_EWR	DWR	BUCK4 LX0 55
1.2V	PP_EWR	DWR	BUCK4 FB 55
4.7V	PP_EWR	DWR	BUCK5 LX0 55
1.0V	PP_EWR	DWR	BUCK5 FB 55
4.7V	PP_EWR	DWR	BUCK6 LX0 55
3.3V	PP_EWR	DWR	BUCK6 FB 55
<b>RAILS</b>			
1.1V	PP_EWR MIN_NECK_WIDTH=0.15 MM DWR_15MM	DWR	PPVDD CPU 55 60 62
1.1V	PP_EWR MIN_NECK_WIDTH=0.15 MM DWR_15MM	DWR	PPVDD GPU 55 60 62
1.0V	PP_EWR MIN_NECK_WIDTH=0.15 MM DWR_2MM	DWR	PPVDD SOC 55 60 62
1.8V	PP_EWR MAXIMUM_NECK_LENGTH=5 MM PP_EWR	DWR	PP1V8 S2R 55 56 60 62
1.8V	PP_EWR MAX_LINE_WIDTH=0.6 MM DWR_0P3MM	DWR	PP1V8 SW1 55 57 59 60 62
1.8V	PP_EWR MAXIMUM_NECK_LENGTH=10 MM DWR_0P5MM	DWR	PP1V8 SW1 FOREHEAD 60 62
1.8V	PP_EWR MIN_NECK_WIDTH=0.15 MM PP_EWR	DWR	PP1V8 EXT SW 57 60 62
1.8V	PP_EWR DWR_0P1MM	DWR	PP1V8 SW2 55 60 62
1.8V	PP_EWR	DWR	PP1V8 S2R_SW3 55 60 62
1.8V	PP_EWR MAX_LINE_WIDTH=0.5 MM MAXIMUM_NECK_LENGTH=10 MM DWR_0P3MM	DWR	PP1V8 S2R_SW3_COMP 60 62
1.2V	PP_EWR MAXIMUM_NECK_LENGTH=5 MM DWR_1MM	DWR	PP1V2 S2R 55 56 60 62
1.2V	PP_EWR MAXIMUM_NECK_LENGTH=15 MM DWR_2MM	DWR	PP1V2 SW1 55 60 62
1.2V	PP_EWR MAXIMUM_NECK_LENGTH=15 MM DWR_2MM	DWR	PP1V2 S2R_SW2 55 60 62
3.3V	PP_EWR MIN_NECK_WIDTH=0.1 MM DWR_1MM	DWR	PPVDD SRAM 55 60 62
3.3V	PP_EWR DWR_1P2MM	DWR	PP3V3 S2R 55 60 62
3.3V	PP_EWR MAXIMUM_NECK_LENGTH=15 MM DWR_2MM	DWR	PP3V3_SW 57 60 62
<b>LDOS</b>			
3.0V	PP_EWR MAXIMUM_NECK_LENGTH=20 MM DWR_2MM	DWR	PP3V0 SPARE1 55 60 62
1.7V	PP_EWR	DWR	PP1V7 VA VCP 55 60 62
3.0V	PP_EWR MAX_LINE_WIDTH=0.5 MM MAXIMUM_NECK_LENGTH=10 MM DWR_0P3MM	DWR	PP3V0 S2R SENSOR 55 60 62
3.0V	PP_EWR MAXIMUM_NECK_LENGTH=10 MM DWR_0P3MM	DWR	PP3V0 ALS 55 60 62
3.0V	PP_EWR DWR_0P4MM	DWR	PP3V0 UVLO 55 60 62
3.3V	PP_EWR	DWR	PP3V3 ACC 55 60 62
3.0V	PP_EWR DWR_0P3MM	DWR	PP3V0 S2R TRISTAR 55 60 62
3.0V	PP_EWR DWR_0P3MM	DWR	PP3V0 S2R HALL 55 60 62
1.3V	PP_EWR MAXIMUM_NECK_LENGTH=7 MM DWR_1MM	DWR	PP1V3 CAM 55 60 62
1.0V	PP_EWR MAXIMUM_NECK_LENGTH=15 MM DWR_2MM	DWR	PP1V0 SOC 55 60 62
2.6V	PP_EWR MAXIMUM_NECK_LENGTH=45 MM DWR_2MM	DWR	PP2V6 CAM AF 55 60 62
2.9V	PP_EWR MAXIMUM_NECK_LENGTH=40 MM DWR_2MM	DWR	PP2V9 CAM 55 60 62
5.25V	PP_EWR MAXIMUM_NECK_LENGTH=5 MM DWR_1MM	DWR	PP5V25 GRAPE 55 60 62
<b>INPUT/MAIN/ALWAYS</b>			
4.7V	PP_EWR MIN_NECK_WIDTH=0.15 MM DWR_15MM	DWR	PPVCC MAIN 47 55 56 57 58 60 62
4.7V	PP_EWR MAXIMUM_NECK_LENGTH=15 MM DWR_1MM	DWR	PPBATT VCC 55 60 62
6.0V	PP_EWR DWR_2MM	DWR	PPVBUS USB DCIN 55 60 62
1.8V	PP_EWR MAX_LINE_WIDTH=0.6 MM DWR_0P2MM	DWR	PP1V8 ALWAYS 55 60 62
4.7V	PP_EWR DWR_10MM	DWR	PPBATT AUDIO AMP 55 60 62
<b>PMU</b>			
20.4V	PP_EWR	DWR	WLED LX B 55 61
20.4V	PP_EWR	DWR	WLED LX A 55 61
20.4V	PP_EWR MAX_LINE_WIDTH=0.6 MM DWR_0P5MM	DWR	PPLED OUT A 55 60 62
20.4V	PP_EWR MAX_LINE_WIDTH=0.6 MM DWR_0P5MM	DWR	PPLED OUT B 55 60 62
20.4V	PP_EWR DWR_PMT1	DWR	PPLED BACK REG A 53 60
20.4V	PP_EWR DWR_PMT1	DWR	PPLED BACK REG B 53 60
6.0V	PP_EWR	DWR	PP6V0 LCM VBOOST 55 60
6.0V	PP_EWR DWR_0P2MM	DWR	PPVBUS PROT 47 55 60
6.0V	PP_EWR	DWR	PMU VCENTER 55 60
6.0V	PP_EWR	DWR	PP6V0 LCM HI 55 61
20.4V	PP_EWR	DWR	LCM LX 55 61
4.7V	PP_EWR	DWR	SW CHGA 55 61
6.0V	PP_EWR DWR_0P2MM	DWR	USB VBUS DETECT 4 55
6.0V	PP_EWR DWR_0P2MM	DWR	USB VBUS DETECT R 4
6.0V	PP_EWR	DWR	PMU GPIO_BB_VBUS_DET 25 28 57 61

GND

VOLTAGE	NET_TYPE		
	PHYSICAL	SPACING	
0V	PP_EWR	DWR	GND AUDIO CODEC 15 60
0V	PP_EWR	DWR	GND AVDD_CAM_FRONT 22
0V	PP_EWR	DWR	GND PP1V8_CAM_FRONT 22
0V	PP_EWR	DWR	GND PP2V9_CAM_FRONT 22
0V	PP_EWR	DWR	GND COMP 24
0V	PP_EWR	DWR	GND PMU
0V	PP_EWR	DWR	GND SPKR AMP L1
0V	PP_EWR	DWR	GND SPKR AMP L2
0V	PP_EWR	DWR	GND SPKR AMP R1
0V	PP_EWR	DWR	GND SPKR AMP R2

RST

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RST	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PPVDD		RST	BB TRST L
PPVDD		RST	DBG RST
PPVDD		RST	DEBUG RST L
PPVDD		RST	GSM_TXBURST_IND 25 28 61
PPVDD		RST	RST AP 1V8 L
PPVDD		RST	RESET SOC L
PPVDD		RST	GPIO_SOC2BB_RST_L 4 13 25 47 57 60 61
PPVDD		RST	RST_BB_PMU_L 5 25 27 60
PPVDD		RST	RST_BT_L
PPVDD		RST	RST_DET_L
PPVDD		RST	GPIO_SOC2GRAPE_RESET_L 5 52 60 61
PPVDD		RST	PMU_GPIO_CODEC_RST_L 15 57
PPVDD		RST	TS2PMU_RESET_IN 47 57
PPVDD		RST	GPIO_BB2SOC_RESET_DET_L 5 25 29
PPVDD		RST	SIMCRD_RST
PPVDD		RST	WDOG_SOC 4 13
PPVDD		RST	WDOG_SOC2PMU_RESET_IN 13 57
PPVDD		RST	GPIO_OSCAR_RESET_L 5 19 60
PPVDD		RST	ISP1_CAM_FRONT_SHUTDOWN_L 7 23
PPVDD		RST	ISP0_CAM_REAR_SHUTDOWN_L 7 23
PPVDD		RST	ISP1_CAM_FRONT_SHUTDOWN_L_F 22 60
PPVDD		RST	ISP0_CAM_REAR_SHUTDOWN_L_F 23 60
PPVDD		RST	PMU_GPIO_PMU2BBPMU_RST_L 25 27 57 60
PPVDD		RST	PMU_GPIO_PMU2BBPMU_RST_R_L 57
PPVDD		RST	JTAG_AP_TRST_L
PPVDD		RST	GPIO_BB_RST_L
PPVDD		RST	RST_PMU_IN
PPVDD		RST	UD881_RST
PPVDD		RST	UD882_RST

PMU SENSE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PMU_SENSE	*	*	3:1_SPACING
PMU_SENSE	GND	*	1.5:1_SPACING

VOLTAGE	NET_TYPE		
	PHYSICAL	SPACING	
1.1V	EWR_SENSE	PMU_SENSE	PPVDD CPU SOC SENSE 11 57 61
1.1V	EWR_SENSE	PMU_SENSE	PPVDD GPU SOC SENSE 11 57 61
1.0V	EWR_SENSE	PMU_SENSE	PPVDD SOC SOC SENSE 10 57 61
1.1V	EWR_SENSE	PMU_SENSE	PPVDD CPU RAIL SENSE 11 57
1.1V	EWR_SENSE	PMU_SENSE	PPVDD GPU RAIL SENSE 11 57
1.0V	EWR_SENSE	PMU_SENSE	PPVDD SOC RAIL SENSE 10 57
1.05V	EWR_SENSE MIN_NECK_WIDTH=0.05 MM DWR_0P5MM	PMU_SENSE	ADC_SMP51_MSIC_IV05
1.8V	EWR_SENSE MIN_NECK_WIDTH=0.05 MM DWR_0P5MM	PMU_SENSE	ADC_SMP53_MSME_IV8



8

7

6

5

4

3

RF

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
WIFI_50S	*	50_OHM_RF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
WIFI	*	*	4:1_SPACING

	NET_TYPE		
	PHYSICAL	SPACING	
RF0	WIFI_50S	WIFI	RF G 0 MATCH MOD 46
RF0	WIFI_50S	WIFI	RF G 0 MATCH ANT 46
RF0	WIFI_50S	WIFI	RF G 0 BAW MOD 46
RF0	WIFI_50S	WIFI	RF G 0 BAW ANT 46
RF0	WIFI_50S	WIFI	RF G 0 DIPLEXER 46
RF1	WIFI_50S	WIFI	RF A 0 MATCH 46
RF1	WIFI_50S	WIFI	RF A 0 DIPLEXER 46
RF1	WIFI_50S	WIFI	RF G 1 MATCH MOD 46
RF1	WIFI_50S	WIFI	RF G 1 MATCH ANT 46
RF1	WIFI_50S	WIFI	RF G 1 BAW MOD 46
RF1	WIFI_50S	WIFI	RF G 1 BAW ANT 46
RF1	WIFI_50S	WIFI	RF G 1 DIPLEXER 46
RF1	WIFI_50S	WIFI	RF A 1 MATCH 46
RF1	WIFI_50S	WIFI	RF A 1 DIPLEXER 46
RF0	WIFI_50S	WIFI	RF 0 ANT MATCH T 46
RF0	WIFI_50S	WIFI	RF 0 ANT 46
RF1	WIFI_50S	WIFI	RF 1 ANT MATCH T 46
RF1	WIFI_50S	WIFI	RF 1 ANT 46

D

D

C

C

B

B

A

8

7

6

5

4

3