

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J70 MLB

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
A	0002721096	PRODUCTION RELEASED		2014-04-15

LAST_MODIFIED= Tue Apr 15 17:23:51 2014

Page	Contents	Sync	Date
1	Table of Contents	J16_MLB_IG	08/27/2013
2	BOM Configuration	J70_TONY	11/06/2013
3	DEBUG LEDS	J70_GAREN	10/22/2013
4	Holes/PD parts	J16_MLB_IG	08/27/2013
5	CPU GFX/NCTF/RSVD	J70_TONY	09/11/2013
6	CPU Misc/JTAG/CFG/RSVD	J70_TONY	09/24/2013
7	CPU DDR3/LPDDR3 Interfaces	J70_DINI	09/23/2013
8	CPU/PCH POWER	J70_TONY	10/16/2013
9	CPU/PCH GROUNDS	J41_MLB	08/27/2013
10	CPU Decoupling	J70_TONY	11/14/2013
11	PCH Decoupling	J41_MLB	08/27/2013
12	PCH Audio/JTAG/SATA/CLK	J70_GAREN	01/30/2014
13	PCH PM/PCI/GFX	J70_NICK	11/20/2013
14	PCH PCIe/USB/LPC/SPI/SMBus	J70_TONY	10/15/2013
15	PCH GPIO/MISC/LPIO	J70_DINI	01/21/2014
16	CPU/PCH Merged XDP	J70_TONY	11/07/2013
17	Chipset Support	J70_NICK	02/25/2014
18	Project Chipset Support	J70_NICK	11/20/2013
19	DDR3 Signal Aliases	MASTER	MASTER
20	DDR3 VREF MARGINING	J70_GAREN	10/24/2013
21	LPDDR3 DRAM Channel A (0-31)	J41_MLB	09/03/2013
22	LPDDR3 DRAM Channel A (32-63)	J41_MLB	09/03/2013
23	LPDDR3 DRAM Channel B (0-31)	J41_MLB	09/03/2013
24	LPDDR3 DRAM Channel B (32-63)	J41_MLB	09/03/2013
25	LPDDR3 DRAM Termination	J41_MLB	09/03/2013
26	Thunderbolt Host (1 of 2)	J70_NICK	01/27/2014
27	Thunderbolt Host (2 of 2)	J70_NICK	01/12/2014
28	Thunderbolt Connector A	J70_NICK	10/16/2013
29	Thunderbolt Connector B	J70_NICK	10/16/2013
30	DDC Crossbar	J70_TONY	09/13/2013
31	AIRPORT/BT	J70_DINI	10/08/2013
32	SATA/SSD Connectors	J70_DINI	10/14/2013
33	HDD Connector	J16_MLB_IG	08/27/2013
34	ETHERNET PHY (CAESAR IV)	J70_GAREN	09/19/2013
35	Ethernet Support & Connector	J16_MLB_IG	05/01/2013
36	SD READER CONNECTOR	J70_GAREN	09/23/2013
37	Camera Controller	J70_GAREN	02/05/2014
38	Camera Controller Support	J70_GAREN	10/24/2013
39	Internal DP Support	J16_MLB_IG	08/27/2013
40	Internal DP MUXing	J70_TONY	09/05/2013
41	EXTERNAL USB PORTS A & B	J70_GAREN	10/22/2013
42	EXTERNAL USB PORTS C & D	J70_GAREN	10/22/2013
43	SMC	J70_NICK	09/24/2013
44	SMC Support	J70_NICK	01/15/2014
45	SPI and Debug Connector	J70_TONY	09/24/2013
46	SMBus Connections	J70_NICK	02/14/2014
47	I and V Sense	J70_NICK	11/05/2013
48	Temperature Sensors	J70_NICK	11/05/2013

Page	Contents	Sync	Date
49	System Fan	J16_MLB_IG	08/27/2013
50	AUDIO:CODEC ANALOG	J70_GAREN	12/17/2013
51	AUDIO:CODEC, DIGITAL	J70_GAREN	01/30/2014
52	AUDIO: SPEAKER AMP, LEFT CHANNEL	J70_GAREN	03/07/2014
53	AUDIO: SPEAKER AMP, RIGHT CHANNEL	J70_GAREN	03/07/2014
54	AUDIO: JACK TRANSLATORS	J70_GAREN	03/11/2014
55	AUDIO: Speaker ID	J70_GAREN	03/07/2014
56	Power Connectors / VReg G3Hot	J16_MLB_IG	08/27/2013
57	CPU VR12.6 VCC Regulator IC	J70_ROSSANA	09/17/2013
58	CPU VR12.5 VCC Power Stage	J70_GAREN	03/07/2014
59	VReg VDDQ S3 / 1.8V S3	J70_ROSSANA	09/12/2013
60	VREG 1V05 S0 / 1V5 S0	J16_MLB_IG	08/27/2013
61	VReg 3.3V S5/5V S4	J70_GAREN	03/07/2014
62	LCD Backlight Driver (LP8561)	J70_GAREN	03/07/2014
63	FET-Controlled S0 and S4	J16_MLB_IG	08/27/2013
64	PM Regulator Enables	J16_MLB_IG	08/27/2013
65	PM Power Good	J70_TONY	10/10/2013
66	Power Aliases	J16_MLB_IG	08/27/2013
67	Unused Signal Aliases	J16_MLB_IG	08/27/2013
68	Functional / ICT Test	J16_MLB_IG	08/27/2013
69	J70 RULE DEFINITIONS	J70_NICK	09/12/2013
70	DDR3 Constraints	J70_NICK	09/30/2013
71	CPU CONSTRAINTS	J70_NICK	09/12/2013
72	PCH PCIe/DMI Constraints	J70_DINI	10/28/2013
73	SATA/FDI/XDP Constraints	J70_TONY	10/23/2013
74	PCH and BR Constraints	J70_NICK	10/15/2013
75	USB/Ethernet/SD Constraints	J70_DINI	10/28/2013
76	SMBus/Sensor Constraints	J70_NICK	10/15/2013
77	VReg Constraints	J70_GAREN	03/07/2014
78	CPU VReg Constraints	J70_GAREN	03/07/2014
79	Platform VReg Constraints	J70_GAREN	03/07/2014
80	TBT/DP Constraints	J70_NICK	10/22/2013
81	BLC Constraints	J70_GAREN	03/07/2014

DRAWING TITLE		SCHEM,MLB,J70	
Apple Inc.	DRAWING NUMBER	051-1407	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 81	
IV ALL RIGHTS RESERVED.			

8

7

6

5


4

3


2

1


S5 Led




ALL_SYS_PWRGD Led




MEM_GOOD Led



VIDEO ON Led



SYNC MASTER=J70 GAREN		SYNC DATE=10/22/2013	
PAGE TITLE DEBUG LEDS			
 Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	3 OF 123
		SHEET	3 OF 81

8

7

6

5


4

3

2


1

CPU HEATSINK MOUNTING FEATURES




WIRELESS CARD MTG HOLES

APN:998-4938 (Plated holes, 1.9mm inner diameter, 4.3mm pad)




HEATSINK STABILITY MOUNTING FEATURES

APN:860-1532




Rear Cover

APN:998-4559 (Plated holes, 4mm inner diameter, 8mm pad)



SSD STANDOFF
APN: 860-1624



SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
PAGE TITLE Holes/PD parts			
Apple Inc.	DRAWING NUMBER	051-1407	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 123
		SHEET	4 OF 81

8

7

6

5

4

3

2

1

D

D

C




C

B

B

A

A



SYNC MASTER=J70 TONY SYNC DATE=09/11/2013

CPU GFX/NCTF/RSVD

Apple Inc.


DRAWING NUMBER 051-1407 SIZE D

REVISION A.0.0

BRANCH


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE 5 OF 123 SHEET 5 OF 81




CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9>:NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8>:ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4>:eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1>:PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0>:RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK

These can be placed close to J1800 and are only for debug access



NOTE: Pre-ES2 CPUs have issue with Sx cycling, must set CFG<9> low to avoid issue, but this locks CPU VR at 1.7V Vboot (CPU Sighting #4391569).



SYNC MASTER=J70 TONY SYNC DATE=09/24/2013

CPU Misc/JTAG/CFG/RSVD


Apple Inc.

DRAWING NUMBER: 051-1407 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 6 OF 123 SHEET: 6 OF 81



SYNC MASTER=J70 DINT		SYNC DATE=09/23/2013	
PAGE TITLE			
CPU DDR3/LPDDR3 Interfaces			
DRAWING NUMBER		051-1407	SIZE
REVISION		A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		7 OF 123	SHEET
			7 OF 81

HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

D

C

B


A

D


C

B

A



SYNC MASTER=J70 TONY		SYNC DATE=10/16/2013	
PAGE TITLE			
CPU/PCH POWER			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Logo		051-1407	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	8 OF 123
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	8 OF 81
IV ALL RIGHTS RESERVED			



CRITICAL OMIT_TABLE
U0500
HASWELL-ULT
2C+GT2
R0A-T00
SYM 14 OF 19

CRITICAL OMIT_TABLE
U0500
HASWELL-ULT
2C+GT2
R0A-T00
SYM 15 OF 19


CRITICAL OMIT_TABLE
U0500
HASWELL-ULT
2C+GT2
R0A-T00
SYM 16 OF 19

SYNC MASTER=J41.MLB		SYNC DATE=08/27/2013	
PAGE TITLE			
CPU/PCH GROUNDS			
Apple Inc.		DRAWING NUMBER	SIZE
		051-1407	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	9 OF 123
		SHEET	9 OF 81

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
 Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff
 J70 implementation : 18x 10uF 0402 mirrored stuff, 32x 10uF single sided no stuff


66 # =PPVCC_S0_CPU




CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603
 Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 6x 10uF no stuff, 1x 270 uF Bulk

66 # =PPVMEMIO_S0_CPU




SYNC MASTER=J70 TONY		SYNC DATE=11/14/2013	
PAGE TITLE: CPU Decoupling			
DRAWING NUMBER: 051-1407		SIZE: D	
REVISION: A.0.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 10 OF 123		SHEET: 10 OF 81	



LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=J41_MLB		SYNC DATE=08/27/2013	
PAGE TITLE			
PCH Decoupling		DRAWING NUMBER	SIZE
Apple Inc.		051-1407	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.0.0	
		PAGE	
		12 OF 123	
		SHEET	
		11 OF 81	



NOTE: Haswell ULT requires that CLQREQ_n be mapped to ROOT_PORT_n+1 to properly support CLKREQs for PCIe devices.

CRITICAL OMIT_TABLE

U0500 HASWELL-ULT 2C+GT2 BGA-TSP SYM 5 OF 19

RTCX1	AM5	INTRUDER*
RTCX2	AY5	INTVRMEN
	AV6	SRTCST*
	AV7	RTCST*
	AV8	HDA_BCLK/I2S0_SCLK
	AV11	HDA_SYNC/I2S0_SFRM (IPD-PLTRSTW)
	AV8	HDA_RST*/I2S_MCLK
	AY10	HDA_SDI0/I2S0_RXD
	AU12	HDA_SDI1/I2S1_RXD (IPD)
	AU11	HDA_SDO/I2S0_TXD (IPD-PLTRSTW)
	AW10	HDA_DOCK_EN*/I2S1_TXD
	AV10	HDA_DOCK_RST*/I2S1_SFRM
	AY8	I2S1_SCLK
	AUG2	PCH_TRST*
	AR62	PCH_TCK (IPD)
	AD61	PCH_TDI (IPU)
	AE61	PCH_TDO
	AD62	PCH_TMS (IPU)
	AL11	RSVD
	AC4	RSVD
	AR63	JTAGX
	AV2	RSVD

CRITICAL OMIT_TABLE

U0500 HASWELL-ULT 2C+GT2 BGA-TSP SYM 6 OF 19

CLKOUT_PCIE_N0	C43	CLKOUT_PCIE_N0
CLKOUT_PCIE_P0	C42	CLKOUT_PCIE_P0
PCIECLKRQ0*/GPIO18	U2	PCIECLKRQ0*/GPIO18
CLKOUT_PCIE_N1	B41	CLKOUT_PCIE_N1
CLKOUT_PCIE_P1	A41	CLKOUT_PCIE_P1
PCIECLKRQ1*/GPIO19	Y5	PCIECLKRQ1*/GPIO19
CLKOUT_PCIE_N2	C41	CLKOUT_PCIE_N2
CLKOUT_PCIE_P2	B42	CLKOUT_PCIE_P2
PCIECLKRQ2*/GPIO20	AD1	PCIECLKRQ2*/GPIO20
CLKOUT_PCIE_N3	B38	CLKOUT_PCIE_N3
CLKOUT_PCIE_P3	C37	CLKOUT_PCIE_P3
PCIECLKRQ3*/GPIO21	H1	PCIECLKRQ3*/GPIO21
CLKOUT_PCIE_N4	A39	CLKOUT_PCIE_N4
CLKOUT_PCIE_P4	B39	CLKOUT_PCIE_P4
PCIECLKRQ4*/GPIO22	U5	PCIECLKRQ4*/GPIO22
CLKOUT_PCIE_N5	B37	CLKOUT_PCIE_N5
CLKOUT_PCIE_P5	A37	CLKOUT_PCIE_P5
PCIECLKRQ5*/GPIO23	T2	PCIECLKRQ5*/GPIO23

Port assignments:

Primary HDD (SATA)

SSD Lane 2 (PCIe, unused)

SSD Lane 1 (PCIe)

SSD Lane 0 (PCIe)

PCIE = GND
SATA = 100K PU (3V3S0)


SYNC MASTER=70 GAREN SYNC DATE=01/30/2014
PAGE TITLE

PCH Audio/JTAG/SATA/CLK


Apple Inc.

DRAWING NUMBER	051-1407	SIZE	D
REVISION	A.0.0		
BRANCH			
PAGE	13 OF 123	SHEET	12 OF 81


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



CRITICAL OMIT_TABLE



CRITICAL OMIT_TABLE



=PP3V3 S5 PCH GPIO

R1405	1K	1	2	5%	1/20W	MP	201	PM PWRBTN L	13 16 43
R1410	10K	1	2	5%	1/20W	MP	201	PM BATLOW L	13
R1452	10K	1	2	5%	1/20W	MP	201	PCIE WAKE L	13 18 31 35
R1453	100K	1	2	5%	1/20W	MP	201	PCH GPIO31	13

=PP3V3 S0 PCH GPIO

R1455	10K	1	2	5%	1/20W	MP	201	PM CLKRUN L	13 43 45
R1440	100K	1	2	5%	1/20W	MP	201	TBT PWR REQ L	13 27
R1441	10K	1	2	5%	1/20W	MP	201	SMC_RUNTIME_SCI L	13 43 76
R1442	100K	1	2	5%	1/20W	MP	201	PCH GPIO79	13
R1443	100K	1	2	5%	1/20W	MP	201	PCH GPIO80	13
R1448	100K	1	2	5%	1/20W	MP	201	AUD_PWR_EN	13
R1460	100K	1	2	5%	1/20W	MP	201	PM_SLP_S5 L	13 31 43 64
R1461	100K	1	2	5%	1/20W	MP	201	PM_SLP_S4 L	13 43 64
R1462	100K	1	2	5%	1/20W	MP	201	PM_SLP_S3 L	13 35 43 44 64 65
R1464	100K	1	2	5%	1/20W	MP	201	PM_SLP_SUS L	13
R1430	100K	1	2	5%	1/20W	MP	201	EDP_BKLT_EN	13
R1431	100K	1	2	5%	1/20W	MP	201	EDP_PANEL_PWR	13
R1445	100K	1	2	5%	1/20W	MP	201	PCH_GPIO55	13
R1446	100K	1	2	5%	1/20W	MP	201	DP_TBT_SEL	13 40 50
R1447	100K	1	2	5%	1/20W	MP	201	ENET_LOW_PWR	13 34 36
R1449	100K	1	2	5%	1/20W	MP	201	AUD_IPHS_SWITCH_EN	13

SYNC MASTER=J70 NICK SYNC DATE=11/20/2013

PAGE TITLE: PCH PM/PCI/GFX


Apple Inc.

DRAWING NUMBER: 051-1407 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH: PAGE: 14 OF 123 SHEET: 13 OF 81



PCIe Port Assignments:

Thunderbolt lane 0

Thunderbolt lane 1

Thunderbolt lane 2

Thunderbolt lane 3

AirPort

Ethernet

USB3 Port Assignments:

Ext C (SS)

Ext D (SS)

USB Port Assignments:

Ext A (LS/FS/HS)

Ext B (LS/FS/HS)

Ext C (LS/FS/HS)

Ext D (LS/FS/HS)

Camera

BT

USB3 Port Assignments:

Ext A (SS)

Ext B (SS)

CRITICAL OMIT_TABLE

U0500
HASWELL-ULT
2C+GT2
BGA-TSP
SYM 11 OF 19

CRITICAL OMIT_TABLE

U0500
HASWELL-ULT
2C+GT2
BGA-TSP
SYM 7 OF 19

SYNC MASTER=J70 TONY SYNC DATE=10/15/2013

PAGE TITLE: PCH PCIe/USB/LPC/SPI/SMBus

Apple Inc.

DRAWING NUMBER: 051-1407 SIZE: D


REVISION: A.0.0

BRANCH:

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 15 OF 123

SHEET: 14 OF 81




CRITICAL OMIT_TABLE

U0500 HASWELL-ULT
2C+GT2 BGA-TSP
SYM 10 OF 19

GPIO18	XDP PCH GPIO76	P1
GPIO18	MLB RAMCFG0	AU2
GPIO24	HDMITBTMUX SEL TBT	AK7
GPIO15	NC MEM VDD SEL 1V5 L NO_TEST=TRUE	A16
GPIO16	XDP LPCPLUS GPIO	Y6
GPIO17	XDP PCH GPIO17	T3
GPIO24	ENET SD RESET L	AD5
GPIO27	SMC WAKE SCI L	AN5
GPIO28	TPAD SPI INT L	AD7
GPIO26	ENET MEDIA SENSE	AN3
GPIO56	SSD PWR EN	AG6
GPIO57	PCH TBT PCIE RESET L	AP1
GPIO58	HDD PWR EN	AL4
GPIO59	XDP SDCONN STATE CHANGE L	AT5
GPIO44	SD PWR EN	AK4
GPIO47	TBT PWR EN	AR6
GPIO48	XDP JTAG ISP TCK	U4
GPIO49	XDP JTAG ISP TDI	Y3
GPIO50	JTAG TBT TMS PCH	P3
GPIO13	PCH HSIO PWR EN	Y2
GPIO13	TPAD SPI IF EN	AT3
GPIO14	MLB RAMCFG3	AH4
GPIO25	SPIROM USE MLB	AM4
GPIO45	CAMERA PWR EN PCH	AD5
GPIO46	PCH GPIO46	AK3
GPIO9	MLB RAMCFG1	AK3
GPIO10	MLB RAMCFG2	AM2
GPIO33	SSD DEVSLP	P2
GPIO70	SDIO_POWER_EN/GPIO70	C4
GPIO38	DEVSLP1*/GPIO38	L2
GPIO39	DEVSLP2*/GPIO39	N5
GPIO81	SPKR/GPIO81 (14C-PLTRST#)	Y2

RAM Configuration Straps
For chip-down RAM systems



Pull-up/down on chipset support page (depends on TBT controller)
Cactus Ridge: Alias to TBT_CIO_PLUGIN_EVENT, requires pull-down.
Redwood Ridge: Alias to TBT_CIO_PLUGIN_EVENT_L, requires pull-up (S0).

Pull-up on TBT page
Requires connection to SMC via 1K series R


GPIO12:
CR: TBT_GO2SX_BIDIR, requires 100k pull-up to SUS
RR/FR: DPHDMIMUX_SEL_TBT, requires 100k pull-up to TBTLC

Required JTAG pullups are on the XDP connector page.

SYNC MASTER=J70 DIN1		SYNC DATE=01/21/2013	
PAGE TITLE		PCH GPIO/MISC/LPIO	
Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	16 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	15 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Extra BPM Testpoints


73 4	XDP BPM L<2>	TP1802
73 4	XDP BPM L<3>	TP1803
73 4	XDP BPM L<4>	TP1804
73 4	XDP BPM L<5>	TP1805
73 4	XDP BPM L<6>	TP1806
73 4	XDP BPM L<7>	TP1807



PCH XDP Signals


These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals	Non-XDP Signals
XDP USB EXTA OC L	USB EXTA OC L
XDP USB EXTB OC L	USB EXTB OC L
XDP USB EXTC OC L	USB EXTC OC L
XDP USB EXTD OC L	USB EXTD OC L
XDP MLB RAMCFG0	MLB RAMCFG0
XDP MLB RAMCFG1	MLB RAMCFG1
XDP MLB RAMCFG2	MLB RAMCFG2
XDP MLB RAMCFG3	MLB RAMCFG3
XDP SDCONN STATE CHANGE L	SDCONN STATE CHANGE L




MLB_RAMCFGx GPIOs have Tps.
 XDP Overcurrents are aliased, do not cause USB OCH events during PCH debug.
 SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.
 JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.
 NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.
 LCPPLUS_GPIO is aliased, do not attempt use during PCH debug.

CPU Micro2-XDP



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

PCH Micro2-XDP



Apple Inc. CPU/PCH Merged XDP

Apple logo

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: 051-1407


REVISION: A.0.0

PAGE: 18 OF 123

SHEET: 16 OF 81

SYNC MASTER=70 TONY SYNC DATE=11/07/2011


RTC Power Sources




www.qdzbwx.com

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S1059	1	CAP,0.1 UF,402	C1931	RTCST:Y
116S0090	1	RES,10K OHM,402	C1931	RTCST:N


ALL_SYS_PWRGD/CPU_VCCST_PWRGD Level-Shifter




PCH RTC Crystal



Clock series termination




PCH ME Disable Strap




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

PCH 24MHz Crystal




PCH Reset Button



SYNC MASTER=J70 NICK		SYNC DATE=02/25/201	
PAGE TITLE			
Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		051-1407	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	19 OF 123
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	17 OF 81
IV ALL RIGHTS RESERVED			


Redwood Ridge JTAG Isolation

TBTLC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH





NOTE: Solution shown is for LPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention.


NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary. Multi-router designs also require different circuitry.



Platform Reset Connections




SYNC MASTER=J70_NICK		SYNC DATE=11/20/2013	
Project Chipset Support			
		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	20 OF 123
		SHEET	18 OF 81




SYNC MASTER=170 GAREN		SYNC DATE=10/24/2013	
DDR3 VREF MARGINING			
Apple Inc.		DRAWING NUMBER	SIZE
		051-1407	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	22 OF 123
		SHEET	20 OF 81

LPDDR3 CHANNEL A (0-31)



SYNC MASTER=141_MLB		SYNC DATE=09/03/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A (0-31)			
DRAWING NUMBER		SIZE	
051-1407		D	
REVISION		A.0.0	
BRANCH			
PAGE		23 OF 123	
SHEET		21 OF 81	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


LPDDR3 CHANNEL A (32-63)



PLACEMENT_NOTE:
10uF caps are shared between DRAM.
Distribute evenly.


SYNC MASTER=J41_MLB		SYNC DATE=09/03/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A (32-63)			
DRAWING NUMBER		SIZE	
051-1407		D	
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
24 OF 123		22 OF 81	

LPDDR3 CHANNEL B (0-31)



SYNC MASTER=141_MLB		SYNC DATE=09/03/2013	
PAGE TITLE			
LPDDR3 DRAM Channel B (0-31)			
DRAWING NUMBER		SIZE	
051-1407		D	
REVISION		A.0.0	
BRANCH			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		25 OF 123	
SHEET		23 OF 81	



LPDDR3 CHANNEL B (32-63)




PLACEMENT_NOTE:
 10uF caps are shared between DRAM.
 Distribute evenly.

SYNC MASTER=J41_MLB		SYNC DATE=09/03/2013	
PAGE TITLE			
LPDDR3 DRAM Channel B (32-63)			
DRAWING NUMBER		SIZE	
051-1407		D	
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
26 OF 123		24 OF 81	

Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK



SYNC MASTER=141_MLB		SYNC DATE=09/03/2013	
PAGE TITLE LPDDR3 DRAM Termination			
DRAWING NUMBER 051-1407		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 27 OF 123	
		SHEET 25 OF 81	




CRITICAL OMIT_TABLE

Security strap setting is XORed with bit in the flash, so the active-level depends on the code in the flash.
If strap != bit then security is enabled?

NOTE: The following pins require testpoints:
 0 - GPIO_13 8 - GPIO_15
 1 - GPIO_1 9 - GPIO_11
 2 - GPIO_2 10 - GPIO_14
 3 - GPIO_3 11 - GPIO_10
 4 - GPIO_5 12 - GPIO_12
 5 - PCIE_RST_1_N 13 - GPIO_10
 6 - PCIE_RST_2_N 14 - PB_LSTX
 7 - PCIE_RST_3_N 15 - PB_LSRX

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.

SYNC MASTER=70 NICK		SYNC DATE=01/27/2015	
PAGE TITLE		PAGE NUMBER	
Thunderbolt Host (1 of 2)		051-1407	
Apple Inc.		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		REVISION	
		A.0.0	
		PAGE	
		28 OF 123	
		SHEET	
		26 OF 81	



EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=J70 NICK		SYNC DATE=01/12/2014	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-1407
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	29 OF 123
		SHEET	27 OF 81

3.3V/HV Power MUX


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0398	128S0220		ALL	3.3V INPUT CAP

V3P3 must be S4 to support wake from Thunderbolt devices.


For 12V systems:

I(min) = 38429/R - 0.0161A
I(max) = 41571/R + 0.0161A

	Min	Max
IV3P3	1040mA	1155mA
IHVS0/S3	1060mA	1180mA (12W minimum)



Thunderbolt Connector A




DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V


SYNC MASTER=J70 NICK		SYNC DATE=10/16/2013	
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	051-1407
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	32 OF 123
		SHEET	28 OF 81

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.
 For 12V systems:
 $I(\min) = 38429/R - 0.0161A$
 $I(\max) = 41571/R + 0.0161A$
 Min Max
 IV3P3 1040mA 1155mA
 IHVS0/S3 1060mA 1180mA (12W minimum)



Thunderbolt Connector B



DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).
 Sink HPD range:
 High: 2.0 - 5.0V
 Low: 0 - 0.8V

SYNC MASTER=J70 NICK		SYNC DATE=10/16/2013	
Thunderbolt Connector B			
Apple Inc.		DRAWING NUMBER	051-1407
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	33 OF 123
		SHEET	29 OF 81

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A


DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface.
 DP++ spec violation, should remove!

NOTE: Only DDC_DATA is sensed, so DDC_CLK pull-ups are unstuffed.

DDC Crossbar

Only necessary on dual-port hosts.
 On single-port hosts alias TBTPA_DDC to TBTSNK0_DDC.
 NEVER SEND AUXCH THROUGH CROSSBAR!



SYMC_MASTER=STD_TONY		SYMC_DATE=09/13/2011	
PAGE TITLE			
DDC Crossbar			
Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	34 OF 123
		SHEET	30 OF 81

8

7

6

5

4

3


2

1

AIRPORT BLUETOOTH

AP & BT Load Switch

SWITCH	TPS22966
AP SLEW RATE	1185 us
BT SLEW RATE	1185 us
Equation	$0.32 * Ct + 13.7$



Supervisor & CLKREQ# Isolation
Delay = 130 ms +/- 20%

Wake from BT in G3H circuit

PAGE TITLE		SYNC DATE=10/08/2013	
AIRPORT/BT			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-1407	D
		REVISION	A.0.0
		BRANCH	
		PAGE	35 OF 123
		SHEET	31 OF 81

8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A

HDD SIGNAL CONNECTOR



GS3 SSD



Note: Bead Probes needed

PCIE RX1

PCIE RX0

PCIex2 SSD requires AC coupling caps on TX side

POR:514S0457 (tall)

SYNC MASTER=J70 DINI		SYNC DATE=10/14/2013	
SATA/SSD Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		051-1407	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		37 OF 123	
		SHEET	
		32 OF 81	

8

7

6

5

4


3

2

1

HDD POWER/OOB CONNECTOR

HDD Out-of-Band Temperature Sensing




SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
HDD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-1407	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		38 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		33 OF 81	
IV ALL RIGHTS RESERVED			

BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
 If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
 If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
 Special Star routing needed on these pins. Decoupling on Pg 37.



D
C
B
A

D
C
B
A



LR_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O.
 Connect only to U3900 pin 20.

PHY Non-Volatile Memory
 ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Avoids need for EFI to program at startup. (Required ROM size 1 Mbit)




ENET_CR Signals
 BCM requests SD CR[0:7], CMD, CLK termination.
ENET_SR_DISABLE
 If ENET switching regulator is used, this pin should have a 1k pull-down to GND


PLACEMENT_NOTE=PLACE R3961 NEAR U3900
 PLACEMENT_NOTE=PLACE R3979 NEAR U3900
 PLACEMENT_NOTE=PLACE R3971 NEAR U3900
 PLACEMENT_NOTE=PLACE R3972 NEAR U3900
 PLACEMENT_NOTE=PLACE R3973 NEAR U3900
 PLACEMENT_NOTE=PLACE R3974 NEAR U3900
 PLACEMENT_NOTE=PLACE R3975 NEAR U3900
 PLACEMENT_NOTE=PLACE R3976 NEAR U3900
 PLACEMENT_NOTE=PLACE R3977 NEAR U3900
 PLACEMENT_NOTE=PLACE R3978 NEAR U3900

SYNC MASTER=J70 GAREN		SYNC DATE=09/19/2013	
PAGE TITLE			
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	39 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	34 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CAESAR IV 1.2V INT.VR CMPTS




ENET Enable Generation







3.3V ENET FET

CRITICAL Q4020 NTR4101P SOT-23-HF

CAESAR IV ACTIVITY LED




CAESAR IV WAKE# ISOLATION




PAGE TITLE		SYNC DATE=05/01/2013	
Ethernet Support & Connector		DRAWING NUMBER	051-1407
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

USB CAMERA CONTROLLER




Camera/ALS/DMIC connector


APN:518S0879



SERIAL FLASH




CRYSTAL




PAGE TITLE		SYNC DATE=02/05/2014	
Camera Controller		DRAWING NUMBER	051-1407
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	42 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	37 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Camera Processor Reset




Camera Processor ExtBoot Cntl



1.8V S0 and 1.2V S0 Load Switch




Internal DP Connector




Backlight Control

Delay applies only on a L->H transition on VIDEO_ON. This guarantees video is valid before the backlight is enabled.
On a H->L transition, output follows with standard logic propagation delay. This ensures the backlight is off immediately after loss of video



SMBus Isolation



D
C
B
A

D
C
B
A



SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
Internal DP Support			
Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	44 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

TP to DP aliases


24	TP_DP_TBTSRC_ML_CP<0>	==	DP_TBTSRC_ML_P<0>	40 80
24	TP_DP_TBTSRC_ML_CN<0>	==	DP_TBTSRC_ML_N<0>	40 80
24	TP_DP_TBTSRC_ML_CP<1>	==	DP_TBTSRC_ML_P<1>	40 80
24	TP_DP_TBTSRC_ML_CN<1>	==	DP_TBTSRC_ML_N<1>	40 80
24	TP_DP_TBTSRC_AUXCH_CP	==	DP_TBTSRC_AUXCH_P	40 80
24	TP_DP_TBTSRC_AUXCH_CN	==	DP_TBTSRC_AUXCH_N	40 80

NC aliases

24	TP_DP_TBTSRC_ML_CP<2>	==	NC_DP_TBTSRC_ML_P<2>	40 80
24	TP_DP_TBTSRC_ML_CN<2>	==	NC_DP_TBTSRC_ML_N<2>	40 80
24	TP_DP_TBTSRC_ML_CP<3>	==	NC_DP_TBTSRC_ML_P<3>	40 80
24	TP_DP_TBTSRC_ML_CN<3>	==	NC_DP_TBTSRC_ML_N<3>	40 80
1	DP_INT_ML_P<2>	==	NC_DP_INT_ML_P<2>	39 80
1	DP_INT_ML_N<2>	==	NC_DP_INT_ML_N<2>	39 80
1	DP_INT_ML_P<3>	==	NC_DP_INT_ML_P<3>	39 80
1	DP_INT_ML_N<3>	==	NC_DP_INT_ML_N<3>	39 80




SYNC MASTER=j70 TONY		SYNC DATE=09/05/2013	
Internal DP MUXing			
Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	45 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	40 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




P and N pins swapped for cleaner routing
Lane polarity inversion supported by USB3
See Section 6.4.2 of USB3 Spec

SYNC MASTER=J70 GAREN		SYNC DATE=10/22/2013	
EXTERNAL USB PORTS A & B			
Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	41 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J70 GAREN		SYNC DATE=10/22/2013	
EXTERNAL USB PORTS C & D			
Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SYNC MASTER=J70 NICK SYNC DATE=09/24/2013




Apple Inc. SMC

DRAWING NUMBER: 051-1407 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 50 OF 123 SHEET: 43 OF 81



ADC Channel Aliases

43 SMC ADC0	==	VSNS_P12VG3H	47 76
43 SMC ADC1	==	ISNS_P12VG3H	47 76
43 SMC ADC6	==	VSNS_P1V2_S3_DDR	47 76
43 SMC ADC7	==	ISNS_P1V2_S3_DDR	47 76
43 SMC ADC10	==	VSNS_CPUVCC	47 76
43 SMC ADC11	==	ISNS_CPUVCC	47 76
43 SMC ADC20	==	VSNS_P3V3_SSD	47 76
43 SMC ADC21	==	ISNS_SSDS0	47 76

Unused ADC Channels

SMC PH3	==	NC_SMC_PH3	
SMC ADC2	==	NC_VSNS_P12V50_GPUCORE	NO_TEST=TRUE
SMC ADC3	==	NC_ISNS_P12V50_GPUCORE	NO_TEST=TRUE
SMC ADC4	==	NC_VSNS_PVDDQ50	NO_TEST=TRUE
SMC ADC5	==	NC_ISNS_PVDDQ50	NO_TEST=TRUE
SMC ADC8	==	NC_VSNS_P12V50_FVDDQ	NO_TEST=TRUE
SMC ADC9	==	NC_ISNS_P12V50_FVDDQ	NO_TEST=TRUE
SMC ADC12	==	NC_VSNS_GPUCORE_ALT	NO_TEST=TRUE
SMC ADC13	==	NC_ISNS_GPUCORE_ALT	NO_TEST=TRUE
SMC ADC14	==	NC_VSNS_HDD50	NO_TEST=TRUE
SMC ADC15	==	NC_ISNS_HDD50	NO_TEST=TRUE
SMC ADC16	==	NC_SMC_ADC16	NO_TEST=TRUE
SMC ADC17	==	NC_SMC_ADC17	NO_TEST=TRUE
SMC ADC18	==	NC_VSNS_P1V05S0_PCH	NO_TEST=TRUE
SMC ADC19	==	NC_ISNS_P3V3S4_AP	NO_TEST=TRUE
SMC ADC22	==	NC_SMC_ADC22	NO_TEST=TRUE
SMC ADC23	==	NC_SMC_ADC23	NO_TEST=TRUE

Project-specific Aliases












43 SMC PN5	==	ACDC_BURST_EN_L	44
43 SMC PJ3	==	SMC_OOB2_R2D_L	32 76
43 SMC PJ2	==	SMC_OOB2_D2R_L	32 76
43 SMC PP0	==	SMC_ACDC_ID	58
43 SMC PH2	==	SMC_ASSERT_RTCRST	17 44
43 SMC PL6	==	SMC_WIFI_PWR_EN	44

Unused Project-specific

43 SMC_S5_PWRGD_VIN	==	NC_SMC_S5_PWRGD_VIN	
SMC PL7	==	NC_SMC_PL7	
SMC PN3	==	NC_SMC_PN3	
SMC PN4	==	NC_SMC_PN4	
SMC PP4	==	NC_SMC_S4_WAKESRC_EN	
SMC PN7	==	NC_SMC_PN7	
SMC PP5	==	NC_SMC_PP5	
SMC PP6	==	NC_SMC_PP6	
SMC PP7	==	NC_SMC_PP7	
SMC DP_HPDL	==	NC_SMC_DP_HPDL	
SMC PME_S4_DARK_L	==	NC_SMC_PME_S4_DARK_L	
SMC PH7	==	TP_SMC_PH7	
for access if ZPB re-intstated	==	TP_SMC_PH7	
SMBUS_SMC_4_ASF_SCL	==	NC_SMBUS_SMC_4_ASF_SCL	
SMBUS_SMC_4_ASF_SDA	==	NC_SMBUS_SMC_4_ASF_SDA	
SMBUS_SMC_5_G3H_SCL	==	NC_SMBUS_SMC_5_G3H_SCL	
SMBUS_SMC_5_G3H_SDA	==	NC_SMBUS_SMC_5_G3H_SDA	
SMC_BATLOW_L	==	NC_SMC_BATLOW_L	
SMC_GFX_THROTTLE_L	==	NC_SMC_GFX_THROTTLE_L	
SMC_GFX_OVERTEMP	==	NC_SMC_GFX_OVERTEMP	
MEM_EVENT_L	==	NC_MEM_EVENT_L	


Platform Thermal Control

43 SMC PECL1	==	VSNS_P12VG3H	47 76
43 SMC PECL2	==	ISNS_P12VG3H	47 76
43 SMC PECL3	==	VSNS_P1V2_S3_DDR	47 76
43 SMC PECL4	==	ISNS_P1V2_S3_DDR	47 76
43 SMC PECL5	==	VSNS_CPUVCC	47 76
43 SMC PECL6	==	ISNS_CPUVCC	47 76
43 SMC PECL7	==	VSNS_P3V3_SSD	47 76
43 SMC PECL8	==	ISNS_SSDS0	47 76




SYNC MASTER=J70 NICK		SYNC DATE=01/15/2014	
PAGE TITLE			
SMC Support			
Apple Inc.		DRAWING NUMBER	051-1407
REV		REVISION	A.0.0
BRANCH		PAGE	51 OF 123
SHEET		44 OF 81	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


SPI BootROM




LPC+SPI Connector




SPI Series Termination



SMC SPI Support



SYNC MASTER=J70 TONY		SYNC DATE=09/24/2013	
PAGE TITLE SPI and Debug Connector			
DRAWING NUMBER 051-1407		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 52 OF 123		SHEET 45 OF 81	






PAGE TITLE		SYNC MASTER=J70 NICK		SYNC DATE=02/14/2014	
SMBus Connections					
Apple Inc.		DRAWING NUMBER	051-1407	SIZE	D
		REVISION	A.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				PAGE	53 OF 123
				SHEET	46 OF 81
				THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
				I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	


12V G3H (VD2R:ADC0/ID2R:ADC1) AC/DC lowside sense (System total)

VDDQ S3 (VM0R:ADC6/IM0R:ADC7)
VDDQ lowside sense for DDR

CPU Core (VC0C:ADC10/IC0C:ADC11)
Voltage sense and IMON amp (VC0C, IC0C)



SSD S0 (IH1R:ADC21/VH1R:ADC20) I-sense / V-sense for SSD



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0304	2	CAP,0.22UF,201	C5415,C5416	SSD:Y
117S0201	2	RES,0 OHM,201	C5415,C5416	SSD:N

SYNC MASTER=j70 NICK SYNC DATE=11/05/2013

I and V Sense

Apple Inc.

DRAWING NUMBER: 051-1407 SIZE: D


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 54 OF 123 SHEET: 47 OF 81

Temperature Sensor T1

LPDDR3 Proximity





CPU Proximity



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode


AC/DC Diode on supply




Note:
Internal sensor of the EMC 1414 will be used as the ambient sensor. Place U5600 at the coolest location on the MLB.

Temperature Sensor T2



TBT On Die



BLC Proximity



MLB Misc 0



SYNC MASTER=J70 NICK		SYNC DATE=11/05/2013	
Temperature Sensors			
Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	56 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


D
C
B
A

SMC Fan 0 (System)

Note:
The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q6010 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q6010 is at common and the SMC sinks current when Q6010 is on.


This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.

Otherwise, this is simply a pass-FET. See RADAR: 10565825- D7: Need schematic and PCB file of fan(All Vendors).



Add C6020 1000pF Cap, Change R6020 to 47K -- Radar 11661918 D8 Protol Fan Tach instability.

SMC Fan 1 (Unused)



SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
System Fan			
Apple Inc.		DRAWING NUMBER	051-1407
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	60 OF 123
		SHEET	49 OF 81

AUDIO CODEC, ANALOG BLOCKS
APPLE P/N 35384080

8 7 6 5 4 3 2 1

D

D

C

C




B

B

A


A

8 7 6 5 4 3 2 1




SYNC MASTER=J70 GAREN		SYNC DATE=12/17/2013	
PAGE TITLE			
		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	62 OF 123
		SHEET	50 OF 81

AUDIO CODEC, DIGITAL BLOCKS
APPLE P/N 35354080



SYMC MASTER=STO_CDRREV		SYMC_DATE=01/30/2014	
AUDIO:CODEC, DIGITAL			
Apple Inc.		DRAWING NUMBER	SIZE
		051-1407	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		63 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		51 OF 81	
IV ALL RIGHTS RESERVED			




- TP6400 P3MM 1 55 53 52 51 CODEC_SCL 1 50mm PLACE_NEAR=U6400.8:5 mm
- TP6401 P3MM 1 55 53 52 51 CODEC_SDA 1 50mm PLACE_NEAR=U6400.9:5 mm
- TP6402 P3MM 1 55 52 51 SDOUTA_SPKR_LEFT 1 50mm PLACE_NEAR=U6400.7:5 mm
- TP6403 P3MM 1 55 52 51 LRCLKA_SPKR_LEFT 1 50mm PLACE_NEAR=U6400.4:5 mm
- TP6404 P3MM 1 55 52 51 SCLKA_SPKR_LEFT 1 50mm PLACE_NEAR=U6400.6:5 mm
- TP6405 P3MM 1 55 52 51 MCLKA_SPKR_LEFT 1 50mm PLACE_NEAR=U6400.5:5 mm

SYMC MASTER=070_G0000		SYMC_DATE=03/07/2016	
PAGE TITLE			
AUDIO: SPEAKER AMP, LEFT CHANNEL		DRAWING NUMBER	051-1407
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	64 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

2X MONO SPEAKER AMPLIFIERS (TAS5758L)

APN: TBD GAIN = TBD


SPEAKER AMPLIFIERS - RIGHT CHANNEL



NOTE: AUD_LAMP_BOOTRT<P/N> DO NOT NEED TO BE TREATED AS DIFFERENTIAL SIGNALS AS LONG AS BOOTSTRAP CAPS C6508 AND C6509 ARE PLACED CLOSE TO U6500

NOTE: AUD_LAMP_BOOTRW<P/N> DO NOT NEED TO BE TREATED AS DIFFERENTIAL SIGNALS AS LONG AS BOOTSTRAP CAPS C6518 AND C6519 ARE PLACED CLOSE TO U6510

AUDIO: SPEAKER AMP, RIGHT CHANNEL		DRAWING NUMBER	051-1407	SIZE	D
Apple Inc.		REVISION	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	65 OF 123		
II NOT TO REPRODUCE OR COPY IT		SHEET	53 OF 81		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED			



For this circuit to function as intended, the rail feeding R6601 and R6602 should be PP4V5. Leave =PP3V3_S0_AUDIO_DIG with C6611 and C6612 as bypass caps

CRITICAL
J6601
504050-0691
M-RT-SM
7

CRITICAL
J6602
504050-0691
M-RT-SM
7

J6600
54722-0204
F-ST-SM

NOSTUFF
R6601
470K
1/16W
MF-LF
2 402

NOSTUFF
Q6600
DMN5L06VK-7
SOT563
VER 1

Spare Unused NFET in Dual Package Q6600

Reversed Phases 1 & 2 and 5 & 6 on J6601 and J6602 Ref J16

CRITICAL
L6611
120-OHM-25%-1.3A

XW6600

CRITICAL
L6612
120-OHM-25%-1.3A

XW6601

CRITICAL
L6613
120-OHM-25%-1.3A

XW6602

CRITICAL
L6614
120-OHM-25%-1.3A

XW6603

CRITICAL
L6604
120-OHM-25%-1.3A

CRITICAL
L6608
FERR-470-OHM
0201

CRITICAL
L6607
FERR-470-OHM
0201

CRITICAL
L6605
120-OHM-25%-1.3A
0402

CRITICAL
L6606
FERR-470-OHM
0201

CRITICAL
NOSTUFF
DZ6600
ESDALC5-1BM2
SOD882

C6601
100PF
5%
25V
C0G
0201

CRITICAL
NOSTUFF
DZ6602
ESDALC5-1BM2
SOD882

C6603
100PF
5%
25V
C0G
0201

CRITICAL
NOSTUFF
DZ6603
ESDALC5-1BM2
SOD882

C6604
100PF
5%
25V
C0G
0201

CRITICAL
NOSTUFF
DZ6604
ESDALC5-1BM2
SOD882

C6605
100PF
5%
25V
C0G
0201

CRITICAL
NOSTUFF
DZ6606
ESDALC5-1BM2
SOD882

C6607
100PF
5%
25V
C0G
0201


NOSTUFF
CRITICAL
DZ6608
ESDALC5-1BM2
SOD882

C6609
100PF
5%
25V
C0G
0201

NOSTUFF
CRITICAL
DZ6610
ESDALC5-1BM2
SOD882

ESD DIODES (DZ6600 -> DZ6610) NOW NOSTUFF - MAY BE ADDED FOLLOWING ESD TESTING

AUDIO: JACK TRANSLATORS		DRAWING NUMBER	051-1407	SIZE	D
Apple Inc.		REVISION	A.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE	66 OF 123	
		SHEET	54 OF 81		



CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	MAC SHDN	WIN SHDN	DET ASSIGNMENT
HP/LINE OUT	0X03 (3)	0X03 (3)	0X0A (10,D)	GPIO_2	GPIO_2	0X0A (DET D)
PRIMARY SPKRS (WFR)	0X04 (4)	0X04 (4)	0X0B (11)	MICBIAS	GPIO_3	N/A
SECONDARY SPKRS (TWT)	0X03 (3)	0X03 (3)	0X0A (10,V24)	MICBIAS	N/A	N/A
SPDIF OUT	N/A	0X08 (8)	0x10 (16)	N/A	N/A	0X0D (DET B)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
SPDIF IN	0X07 (7)	0X0F (15)	N/A	0X09 (DET A)
INTERNAL MIC ARRAY	0X05 (5) 0X05 (5)	0X0E (14, LEFT & RIGHT) 0X12 (18, LEFT)	N/A	N/A
EXTERNAL MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	Lynx POINT GPIO 16	Lynx POINT GPIO 5 (RCVR INT) Lynx POINT GPIO 3 (PERIPH DET)

OTHER DETECT

FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
MULTIPLE SPKR VENDORS	N/A	N/A	N/A	0X0C (DET C)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO_ISO	*	0.1 MM	?
SPKROUT_ISO	*	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIODIFF	*	y	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
AUDIODIFF_DM	*	y	0.2 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
SPKROUTDIFF	*	y	0.6 MM	0.25 MM	10 MM	0.2 MM	0.2 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
AUDIO	*	*	AUDIO_ISO
SPKROUT	*	*	SPKROUT_ISO

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIODIFF	*	AUDIODIFF
SPKROUTDIFF	*	SPKROUTDIFF

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PART	VALUE
	PHYSICAL	SPACING		
SPEAKER OUTPUTS				
HS00	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_RWFR_OUT_P	53 54
HS01	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_RWFR_OUT_M	53 54
HS02	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_RWFR_OUT_L_P	53
HS03	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_RWFR_OUT_L_M	53
HS04	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_RTWT_OUT_P	53 54
HS05	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_RTWT_OUT_M	53 54
HS06	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_RTWT_OUT_L_P	53
HS07	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_RTWT_OUT_L_M	53
HS08	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_LMFR_OUT_P	52 54
HS09	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_LMFR_OUT_M	52 54
HS10	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_LMFR_OUT_L_P	52
HS11	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_LMFR_OUT_L_M	52
HS12	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_LTWT_OUT_P	52 54
HS13	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_LTWT_OUT_M	52 54
HS14	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_LTWT_OUT_L_P	52
HS15	AUDIO_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_LTWT_OUT_L_M	52
HEADSET MIC				
HS16	AUDIO_DIFFPAIR	AUDIODIFF	AUD_CONN_HS_MIC_P	54
HS17	AUDIO_DIFFPAIR	AUDIODIFF	AUD_CONN_HS_MIC_N	54
HS18	AUDIO_DIFFPAIR	AUDIODIFF	AUD_HS_MIC_P	50 54
HS19	AUDIO_DIFFPAIR	AUDIODIFF	AUD_HS_MIC_N	50 54
HS20	AUDIO_DIFFPAIR	AUDIODIFF	HS_MIC_P	50
HS21	AUDIO_DIFFPAIR	AUDIODIFF	HS_MIC_N	50
HS22	AUDIO_DIFFPAIR	AUDIODIFF	CODEC_HS_MIC_P	50
HS23	AUDIO_DIFFPAIR	AUDIODIFF	CODEC_HS_MIC_N	50
HS24	AUDIO_DIFFPAIR	AUDIODIFF	AUD_CONN_CH_HS_GND	54
HS25	AUDIO_DIFFPAIR	AUDIODIFF	AUD_CONN_US_HS_GND	54
HS26	AUDIO_DIFFPAIR	AUDIODIFF	AUD_CH_HS_GND	50 54
HS27	AUDIO_DIFFPAIR	AUDIODIFF	AUD_US_HS_GND	50 54
HS28	AUDIO_DIFFPAIR	AUDIODIFF	AUD_CONN_REFCH	54
HS29	AUDIO_DIFFPAIR	AUDIODIFF	AUD_CONN_REFUS	54
HS30	AUDIO_DIFFPAIR	AUDIODIFF	AUD_CONN_REFCH_XN	54
HS31	AUDIO_DIFFPAIR	AUDIODIFF	AUD_CONN_REFUS_XN	54
HS32	AUDIO_DIFFPAIR	AUDIODIFF	AUD_HP_PORT_REFCH	50 54
HS33	AUDIO_DIFFPAIR	AUDIODIFF	AUD_HP_PORT_REFUS	50 54
LINEOUT				
HS34	AUDIO_DIFFPAIR	AUDIODIFF	LINEOUT1_LEFT_P	
HS35	AUDIO_DIFFPAIR	AUDIODIFF	LINEOUT1_LEFT_N	
HS36	AUDIO_DIFFPAIR	AUDIODIFF	LINEOUT2_RIGHT_P	
HS37	AUDIO_DIFFPAIR	AUDIODIFF	LINEOUT2_RIGHT_N	
HS38	AUDIO_DIFFPAIR	AUDIODIFF	LINEOUT3_LEFT_P	
HS39	AUDIO_DIFFPAIR	AUDIODIFF	LINEOUT3_LEFT_N	
HS40	AUDIO_DIFFPAIR	AUDIODIFF	LINEOUT3_RIGHT_P	
HS41	AUDIO_DIFFPAIR	AUDIODIFF	LINEOUT3_RIGHT_N	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PART	VALUE
	PHYSICAL	SPACING		
CODEC SCL & SDA				
HS42	AUDIO_DIFFPAIR	SPKROUTDIFF	CODEC_SCL	51 52 53
HS43	AUDIO_DIFFPAIR	SPKROUTDIFF	CODEC_SDA	51 52 53
TIM				
HS44	AUDIO_DIFFPAIR	SPKROUTDIFF	MCLKA_SPKR_LEFT	51 52
HS45	AUDIO_DIFFPAIR	SPKROUTDIFF	SCCLKA_SPKR_LEFT	51 52
HS46	AUDIO_DIFFPAIR	SPKROUTDIFF	LCCLKA_SPKR_LEFT	51 52
HS47	AUDIO_DIFFPAIR	SPKROUTDIFF	SDOUTA_SPKR_LEFT	51 52
HS48	AUDIO_DIFFPAIR	SPKROUTDIFF	MCLKB_SPKR_LEFT_R	51
HS49	AUDIO_DIFFPAIR	SPKROUTDIFF	SCCLKB_SPKR_LEFT_R	51
HS50	AUDIO_DIFFPAIR	SPKROUTDIFF	LCCLKB_SPKR_LEFT_R	51
HS51	AUDIO_DIFFPAIR	SPKROUTDIFF	SDOUTA_SPKR_LEFT_R	51
HS52	AUDIO_DIFFPAIR	SPKROUTDIFF	MCLKB_SPKR_RIGHT	51 53
HS53	AUDIO_DIFFPAIR	SPKROUTDIFF	SCCLKB_SPKR_RIGHT	51 53
HS54	AUDIO_DIFFPAIR	SPKROUTDIFF	LCCLKB_SPKR_RIGHT	51 53
HS55	AUDIO_DIFFPAIR	SPKROUTDIFF	SDOUTB_SPKR_RIGHT	51 53
HS56	AUDIO_DIFFPAIR	SPKROUTDIFF	MCLKB_SPKR_RIGHT_R	51
HS57	AUDIO_DIFFPAIR	SPKROUTDIFF	SCCLKB_SPKR_RIGHT_R	51
HS58	AUDIO_DIFFPAIR	SPKROUTDIFF	LCCLKB_SPKR_RIGHT_R	51
HS59	AUDIO_DIFFPAIR	SPKROUTDIFF	SDOUTB_SPKR_RIGHT_R	51

SYNC MASTER=J70 GAREN SYNC DATE=03/07/2014

AUDIO: Speaker ID

Apple Inc.

DRAWING NUMBER: 051-1407 SIZE: D

REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 68 OF 123 SHEET: 55 OF 81


3.425V "G3Hot" Regulator

Switching freq: $409 \text{ kHz} = \frac{13.5}{L6901}$


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0676	138S0691		C6905	




MLB to AC-DC Connector




MLB to AC-DC Supplemental Signal Connector




12V S5 FET



SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
Power Connectors / VReg G3Hot			
Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=170 ROSSANA		SYNC DATE=09/17/2013	
PAGE TITLE			
CPU VR12.6 VCC Regulator IC			
DRAWING NUMBER	051-1407	SIZE	D
REVISION	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
PAGE	70 OF 123		
SHEET	57 OF 81		




SYNC MASTER=70 GAREN		SYNC DATE=03/07/2014	
CPU VR12.5 VCC Power Stage			
DRAWING NUMBER		051-1407	
REVISION		A.0.0	
BRANCH			
PAGE		71 OF 123	
SHEET		58 OF 81	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

VDDQ 1.2V S3 Regulator

OC trip point: $30.4 \text{ A VDDQ} = \frac{R7336}{8 E5 * Rds(Q7310)} + \frac{0.65625}{L7310 * f(\text{switch})}$


3 A VTT (FIXED)
10 mA VTTREF (FIXED)

Switching freq: 500 kHz



1.8V S3 REGULATOR

Vout = 1.794V
Max Current = 1.8A
Freq = 1 MHz




SYNC MASTER=J70 ROSSANA		SYNC DATE=09/12/2013	
PAGE TITLE			
VReg VDDQ S3 / 1.8V S3			
DRAWING NUMBER		SIZE	
051-1407		D	
REVISION		PAGE	
A.0.0		73 OF 123	
BRANCH		SHEET	
		59 OF 81	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PCH (1.05V) S0 REGULATOR


Switching freq: 500 kHz OC trip point: $12.4 \text{ A} = \frac{R7450 * 8.5 \text{ E-6}}{\text{DCR}(L7410)}$

FSEL STRAP	SW FREQ
GND	300 kHz
VCC	1 MHz
100k to GND	600 kHz
FLOAT	500 kHz



Note:
Regulator requires a minimum load to prevent noise in the audio frequencies

1.5V S0 REGULATOR



RC Delay on 1.5V PGOOD must be longer than delay on 1.5V EN. This allows for rail voltage to complete transition from Vih min (1.17V) to 1.5V after output shifts to OD.

PAGE TITLE		SYNC DATE=08/27/2013	
VREG 1V05 S0 / 1V5 S0		DRAWING NUMBER	051-1407
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	74 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

3.3V S5 Regulator


OC trip point: $12.5 \text{ A} = \frac{R7618 * 10 \text{ E-6}}{\text{DCR}(L7610)}$

Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7633}$

5V S4 Regulator

OC trip point: $14.1 \text{ A} = \frac{R7658 * 10 \text{ E-6}}{\text{DCR}(L7650)}$

Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7673}$



SYNC MASTER=J70 GAREN SYNC DATE=03/07/2014

VReg 3.3V S5/5V S4


Apple Inc.

DRAWING NUMBER: 051-1407 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 76 OF 123 SHEET: 61 OF 81



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
371S0648	371S0694		D8100	BLC Switch Diode

ACOUSTICS E-NOISE COMPONENTS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
138S0810	138S1078		2.2UF_CAR	BLC OUTPUT CAPS
371S0748	371S0731		D8101	INPUT DIODE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
376S1071	376S1073		ALL	Short Protection FET
155S0831	155S0797		ALL	FB8100 to FB8107

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
376S1121	376S1116		Q8102	BLC Inrush FET
740S0145	740S0146		FB100	BLC Fuse

SYNC MASTER=J70 GAREN SYNC DATE=03/07/2014

PAGE TITLE: LCD Backlight Driver (LP8561)

Apple Inc.

DRAWING NUMBER: 051-1407


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 81 OF 123


SHEET: 62 OF 81

3.3V S4/S0 FET




Rise Time For VD = 3.3V:
 470 pF -- 603 us
 1000 pF -- 1185 us

3V3 S0 SSD




4nF corresponds to
 2.2V / ms ramp rate

5V S0 FET




4nF corresponds to
 2.2V / ms ramp rate


5V / 3V3 S0 PGOODs



5V HDD FET




12V S0 FET




SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
PAGE TITLE FET-Controlled S0 and S4			
DRAWING NUMBER 051-1407		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 84 OF 123		SHEET 63 OF 81	

S5 Enable




S4 Enables




-40 ms RC delay added to ensure that 5V S4 rail stays up at least as long as the S0 sequencing holds in order to keep 5V S0 powered.


S4 USB Enable




S4 TBT Port Enable




S3 Enables



S0 Enables





12V S0 EN RC delay must be >= downstream delay on 4.5V REG enable which in turn enables 1.05V S0. This allows for 12V S0 to hold as long as 1.05V S0 regulator is powered.




5V S0 RC delay must be >= downstream delay on 4.5V REG enable to allow for 4.5V regulator to remain powered during power down sequence.

Audio + PCH Sequencing Requirements:
4.5V -> 1.05V -> 3.3V -> 1.5V -> ALL SYS GOOD





NOSTUFF resistor added in case of using 4.5V rail as the PGOOD itself directly.



No bypass diode added across 3.3V S0 EN RC delay to mitigate possible glitching from PGOOD pullup to 5V S0 on 1.05V VR page competing with logic turn on time.


Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).



SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
PAGE TITLE			
PM Regulator Enables		DRAWING NUMBER	051-1407
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	85 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	64 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ALL_SYS_PWRGD, PCH_PWROK & SYS_PWROK Generation




Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:
The iMac J70 design does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:
Power on:
Asserted at least 10 ms after all suspend well power is valid
Power off or loss of AC:
Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
to allow PCH to switch suspend well to battery without excessive loading

Method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.
RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.



Rail definitions


Platform: All processor non-Core and non-Graphics (5V, 3.3V, 1.5V, 1.05V for PCH/TBT/GPU)
Uncore: 1.8V and 1.2V for DDR3

Notes on sequencing requirements


- Intel:
1. No hard specification on platform rails
 2. SMC guarantees timing on PCH DPWROK and PWROK
 3. VCC3_3 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC3V3 ramping to 2.6V
 4. VCC1_5 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC1V5 ramping to 1.35V
 5. VCC may power down before VCC3_3, VCC3_3 must ramp down to 2.6V within 35ms
 6. VCC may power down before VCC1_5, VCC1_5 must ramp down to 1.35V within 35ms

SYNC MASTER=J70 TONY		SYNC DATE=10/10/2013	
PAGE TITLE: PM Power Good			
DRAWING NUMBER: 051-1407		SIZE: D	
REVISION: A.0.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 86 OF 123		SHEET: 65 OF 81	


G3 Rails




Ground/Common




S5 Rails





S4 Rails



S3 Rails



S0 Rails



SYNC MASTER=J16 MLB IG SYNC DATE=08/27/2013

Power Aliases

Apple Inc.

DRAWING NUMBER: 051-1407 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 100 OF 123 SHEET: 66 OF 81

8

7

6

5

4

3

2

1

PCH Miscellaneous

```

12 TP_HDA_SDIN1 == NC_HDA_SDIN1
   MAKE_BASE=TRUE NO_TEST=TRUE
12 TP_PCIE_CLK100M_CAMERAP == NC_PCIE_CLK100M_CAMERAP
   MAKE_BASE=TRUE NO_TEST=TRUE
12 TP_PCIE_CLK100M_CAMERAN == NC_PCIE_CLK100M_CAMERAN
   MAKE_BASE=TRUE NO_TEST=TRUE
12 TP_PCIE_CLK100M_FWP == NC_PCIE_CLK100M_FWP
   MAKE_BASE=TRUE NO_TEST=TRUE
12 TP_PCIE_CLK100M_FWN == NC_PCIE_CLK100M_FWN
   MAKE_BASE=TRUE NO_TEST=TRUE

```

Unused Thunderbolt Aliases

```

26 TP_TBT_PCIE_RESETO_L == NC_TBT_PCIE_RESETO_L
   MAKE_BASE=TRUE NO_TEST=TRUE

```

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
PAGE TITLE Unused Signal Aliases			
 Apple Inc.	DRAWING NUMBER	051-1407	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	104 OF 123	
	SHEET	67 OF 81	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

SYNC MASTER=116 MLB IG		SYNC DATE=08/27/2013	
Functional / ICT Test			
DRAWING NUMBER		051-1407	
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		105 OF 123	
		SHEET	
		68 OF 81	



Apple Inc.

J70 BOARD SPECIFIC PHYSICAL AND SPACING CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	12.7 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	*	Y	0.145 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.092 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	0.150 MM	0.076 MM	=STANDARD	0.120 MM	0.1 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.174 MM	0.085 MM	=STANDARD	0.120 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	*	Y	0.141 MM	0.076 MM	=STANDARD	0.130 MM	0.1 MM
73_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.120 MM	0.076 MM	=STANDARD	0.140 MM	0.1 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.108 MM	0.076 MM	=STANDARD	0.150 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.150 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.099 MM	0.076 MM	=STANDARD	0.170 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.085 MM	=STANDARD	0.175 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.080 MM	0.076 MM	=STANDARD	0.200 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.095 MM	0.085 MM	=STANDARD	0.210 MM	0.1 MM

General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	*	0.070 MM	?

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100

BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

Board Stack-up

Finished board thickness: 1.58 mm

-----	Top	Signal	1/3 OZ (CU PLATED)
=====		Prepreg	0.070 MM
-----	2	Plane	1/3 OZ (CU PLATED)
=====		Prepreg	0.070 MM
-----	3	Signal	0.5 OZ
=====		Prepreg	0.435 MM
-----	4	Plane	1 OZ
=====		Core	0.152 MM
-----	5	Plane	1 OZ
=====		Prepreg	0.435 MM
-----	6	Signal	0.5 OZ
=====		Prepreg	0.070 MM
-----	2	Plane	1/3 OZ (CU PLATED)
=====		Prepreg	0.070 MM
-----	Btm	Signal	1/3 OZ (CU PLATED)

SYNC MASTER=J70 NICK		SYNC DATE=09/12/2013	
PAGE TITLE J70 RULE DEFINITIONS			
Apple Inc.		DRAWING NUMBER 051-1407	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 110 OF 123	SHEET 69 OF 81

DDR3

DDR3-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DDR_40S, DDR_50S, DDR_70D, DDR_73D, DDR_COMP.

Minimum diff spacing is 4 mil Table 4-5, Intel Doc# 486712

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes POWER_DDR_P4MM.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include POWER_DDR, DDR_CLK_PHY, DDR_CTRL_PHY, DDR_CMD_PHY, DDR_DQ_PHY, DDR_DQS_PHY, DDR_COMP_PHY.

DDR3 Power-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes POWER_DDR.

DDR3-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DDR_CLK_ISO, DDR_CTRL_ISO, DDR_CTRL2CTRL, DDR_CMD_ISO, DDR_CMD2CMD, DDR_DATA_ISO, DDR_STROBE_ISO, DDR_DQ2DQ, DDR_DQ2DQS, DDR_BL2BL, DDR_CH2CH, DDR_COMP_ISO.

Main Segment Min Spacing Rules (mils) (HSW U/Y PDG, Intel Doc# 502636)

Table with 6 columns: Table, Trace Design, Iso Design, Comments. Rows include CLK trace spacing controlled by =70_OHM_DIFF, DQ to other signals not in the same bytelane, DQS to other signals of the same channel, DQ to DQ in the same bytelane, DQ or DQS in different bytelanes, DQ or DQS in different channels.

Constraints

Clocks: CK[3:0], CK#[3:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes DDR_CLK.

Control: CS[3:0], CKE[3:0], ODT[3:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include DDR_CTRL, DDR_CTRL2CTRL.

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include DDR_CMD, DDR_CMD2CMD.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes DDR_COMP.

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include DDR_A_DQ_BYTE*, DDR_B_DQ_BYTE*, DDR_B_DQS*, DDR_*_DQ_BYTE*, DDR_A_DQ_BYTE*, DDR_B_DQ_BYTE*, DDR_B_DQS*, DDR_A_DQ_BYTE*, DDR_B_DQ_BYTE*, DDR_A_*, DDR_B_*.

Note (1): Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2): Intel suggests 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3): In order for the constraints DDR_*_DQ_BYTE* to =SAME to win out over DDR_[A,B]_DQ_BYTE* to DDR_[A,B]_DQ_BYTE* so that the small intra-bytelane spacing is used, the spacing rule DDR_DQ2DQ must have a weight greater than DDR_BL2BL.

DDR3

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include Channel A (DDR_A_CLK0 to DDR_A_DQS7), Channel B (DDR_B_CLK0 to DDR_B_DQS7), and SM COMP.

Metadata block containing SYNC MASTER=J70 NICK, SYNC DATE=09/30/2013, PAGE TITLE: DDR3 Constraints, Apple Inc. logo, DRAWING NUMBER: 051-1407, REVISION: A.0.0, NOTICE OF PROPRIETARY PROPERTY, THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED, PAGE: 111 OF 123, SHEET: 70 OF 81.

PCI Express

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
PCI_E_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
PCI_E_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_PCIE_PHY	*	PCI_E_90D
COMP_PCIE_PHY	*	PCI_E_COMP
CPU_ASYNC_PHY	*	CPU_50S

PCIe and DMI Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
4-5	50	50	15	15.75	PCIe. Impedance inferred from Table 4-7.
4-7	50	50	8	15.75	DMI. Numbers based on Intel stack-up.

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_ISO	*	=5:1_SPACING	?
COMP_PCIE_ISO	*	=4:1_SPACING	?
CPU_ASYNC_ISO	*	=3:1_SPACING	?
CPU_MS_ISO	TOP,BOTTOM	=4.5:1_SPACING	?
CPU_MS_ISO	*	=3:1_SPACING	?

Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	*	*	CLK_PCIE_ISO
COMP_PCIE	*	*	COMP_PCIE_ISO
CPU_ASYNC	*	*	CPU_ASYNC_ISO
CPU_ASYNC_MS	*	*	CPU_MS_ISO

PEG Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)


Section	Imp	Design	Iso	Design	Comments
4.2.1	80	80	16	15.75	PCIe Gen3. Allow looser spacing for same direction on stripline per Anil

CPU ASYNCHRONOUS

Electrical Constraint Set	Physical	Spacing
ESD1	CPU_ASYNC_PHY	CPU_ASYNC CPU_PROCHOT_L 6 43 44 57
ESD2	CPU_ASYNC_PHY	CPU_ASYNC CPU_PROCHOT_R_L 6
ESD3	PCIE	CPU_ASYNC_PHY CPU_ASYNC_MS CPU_PECI 6 44
ESD4	CPU_ASYNC_PHY	CPU_ASYNC_MS SMC_PECI_L 43 44
ESD5	CPU_ASYNC_PHY	CPU_ASYNC CPU_CATERR_L 6 44
ESD6	CPU_ASYNC_PHY	CPU_ASYNC CPU_PWRGD 6
ESD7	CPU_ASYNC_PHY	CPU_ASYNC PM_THRMTRIP_L 15 44
ESD8	CPU_ASYNC_PHY	CPU_ASYNC CPU_VCCST_PWRGD 8 16 17
ESD9	CPU_ASYNC_PHY	CPU_ASYNC XDP_CPU_VCCST_PWRGD 16
ESD10	CPU_ASYNC_PHY	CPU_ASYNC P1T_RESET_L 13 15 16 18
ESD11	XDP_BEM_L	CPU_ASYNC XDP_BPM_L<1..0> 6 16

PCIe (CPU)

Electrical Constraint Set	Physical	Spacing
ESD12	CPU_OPI_COMPENSATION	COMP_PCIE_PHY COMP_PCIE CPU_OPI_RCOMP 6
ESD13	CPU_EDP_COMPENSATION	COMP_PCIE_PHY COMP_PCIE MCP_EDP_RCOMP 5
ESD14	CPU_CFG_RCOMP	COMP_PCIE_PHY COMP_PCIE CPU_CFG_RCOMP 6

SYNC MASTER=J70 NICK		SYNC DATE=09/12/2013	
CPU CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER 051-1407	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 112 OF 123	SHEET 71 OF 81

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D

PCie-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=5X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

PCH x1 PCIE Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

PCIE (PCH)

Electrical Constraint Set	Physical	Spacing	
x4 Thunderbolt			
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M TBT P 12 26
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M TBT N 12 26
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D P<2..0> 26
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D N<2..0> 26
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D C P<2..0> 14 26
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D C N<2..0> 14 26
PCIE_GEN2_R2D_RVSD	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D P<3> 26
PCIE_GEN2_R2D_RVSD	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D N<3> 26
PCIE_GEN2_R2D_RVSD	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D C P<3> 14 26
PCIE_GEN2_R2D_RVSD	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D C N<3> 14 26
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R P<0> 14 26
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R N<0> 14 26
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R C P<0> 26
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R C N<0> 26
PCIE_GEN2_D2R_RVSD	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R P<2..1> 14 26
PCIE_GEN2_D2R_RVSD	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R N<2..1> 14 26
PCIE_GEN2_D2R_RVSD	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R C P<2..1> 26
PCIE_GEN2_D2R_RVSD	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R C N<2..1> 26
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R P<3> 14 26
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R N<3> 14 26
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R C P<3> 26
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R C N<3> 26
x1 AirPort			
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE AP R2D P 31
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE AP R2D N 31
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE AP R2D C P 14 31
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE AP R2D C N 14 31
PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE	PCIE AP D2R P 14 31
PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE	PCIE AP D2R N 14 31
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M AP P 12 31
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M AP N 12 31
x1 Caesar IV			
PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D P 34
PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D N 34
PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D C P 14 34
PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D C N 14 34
PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R P 14 34
PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R N 14 34
PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R C P 34
PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R C N 34
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M ENET P 12 34
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M ENET N 12 34
x2 SSD			
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M SSD P 12 32
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M SSD N 12 32
PCH PCIE Compensation			
COMP_PCIE_PHY	COMP_PCIE		PCH_PCIE_RCOMP 14

SYNC MASTER=j70 DINI SYNC DATE=10/28/2013

PCH PCIE/DMI Constaints

Apple Inc.

DRAWING NUMBER: 051-1407 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 113 OF 123 SHEET: 72 OF 81

SATA

SATA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SATA_PHY	*	SATA_85D
COMP_SATA_PHY	*	SATA_50S
SATA_PHY_90	*	SATA_90D

SATA Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
15.2.1	90	95	20	23.62	SATA Gen2, SATA Gen3

SATA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ISO	*	=6:1_SPACING	?
COMP_SATA_ISO	*	=4:1_SPACING	?

SATA Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
15-3	50	50	15	15.75	SATA Gen2, SATA Gen3

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA	*	*	SATA_ISO
COMP_SATA	*	*	COMP_SATA_ISO

SATA

Electrical Constraint Set	Physical	Spacing
PCH SATA Port 0 (HDD)		
E820	SATA_R2D	SATA_PHY_90
E821	SATA_R2D	SATA_PHY_90
E822	SATA_R2D	SATA_PHY_90
E823	SATA_D2R	SATA_PHY_90
E824	SATA_D2R	SATA_PHY_90
E825	SATA_D2R	SATA_PHY_90
E826	SATA_D2R	SATA_PHY_90
PCH SATA Port 1 (SSD)		
E827	SATA_SSD_R2D	SATA_PHY
E828	SATA_SSD_R2D	SATA_PHY
E829	SATA_SSD_R2D	SATA_PHY
E830	SATA_SSD_R2D	SATA_PHY
E831	SATA_SSD_D2R	SATA_PHY
E832	SATA_SSD_D2R	SATA_PHY
PCH SATA Compensation		
E833	COMP_SATA_PHY	COMP_SATA

XDP

Electrical Constraint Set	Physical	Spacing
CPU XDP		
E834	XDP_BPM_I	XDP_EHY
E835	XDP_CPU_CFG_PD	XDP_EHY
E836	XDP_CPU_CFG_PD	XDP_EHY
E837	XDP_CPU_CFG3	XDP_EHY
E838	XDP_CPU_CFG_PD	XDP_EHY
E839	XDP_CPU_CFG	XDP_EHY
E840	XDP_CPU_CFG_PD	XDP_EHY
E841	XDP_CPU_CFG	XDP_EHY
PCH XDP		
E842	XDP_CPU_TCK	XDP_EHY
E843	XDP_CPU_TMS	XDP_EHY
E844	XDP_CPU_TDI	XDP_EHY
E845	XDP_CPU_TDO	XDP_EHY
E846	XDP_CPU_TRST_L	XDP_EHY
E847	XDP_PCH_TCK	XDP_EHY
E848	XDP_PCH_TMS	XDP_EHY
E849	XDP_PCH_TDI	XDP_EHY
E850	XDP_PCH_TDO	XDP_EHY

XDP

XDP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
XDP_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
XDP_PHY	*	XDP_55S

XDP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XDP_ISO	*	=2:1_SPACING	?
CLK_JTAG_ISO	*	=4:1_SPACING	?

Desktop Debug Design Guide (Intel Doc# 430883)

Section	Imp	Design	Iso	Design	Comments
1.5	45-65	55	-	15.75	Isolation is for JTAG clocks. All signals default are 50 Ohm SE.

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XDP	*	*	XDP_ISO
CLK_JTAG	*	*	CLK_JTAG_ISO

SYNC MASTER=j70 TONY SYNC DATE=10/23/2013

SATA/FDI/XDP Constraints

Apple Inc.

DRAWING NUMBER: 051-1407
REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 114 OF 123
SHEET: 73 OF 81

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCH_ISO	*	=4:1_SPACING	?	CLK_PCH	*	*	CLK_PCH_ISO
COMP_PCH_ISO	*	=2:1_SPACING	?	COMP_PCH	*	*	COMP_PCH_ISO

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LPC_ISO	*	=1.5:1_SPACING	?	LPC	*	*	LPC_ISO
CLK_LPC_ISO	*	=2:1_SPACING	?	CLK_LPC	*	*	CLK_LPC_ISO

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA_ISO	*	=2x_DIELECTRIC	?	HDA	*	*	HDA_ISO

Crystal

Crystal-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XTAL_ISO	*	=4X_DIELECTRIC	?	XTAL	*	*	XTAL_ISO

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI_ISO	*	=2:1_SPACING	?	SPI	*	*	SPI_ISO

LPC

Electrical Constraint Set	Physical	Spacing		
LPC	LPC_55S	LPC	LPC AD<3..0>	14 43 45
	LPC_55S	LPC	LPC AD R<3..0>	14
	LPC_55S	LPC	LPC FRAME L	14 43 45
	LPC_55S	LPC	LPC FRAME R L	14
LPC Clocks	CLK_LPC_55S	CLK_LPC	LPC CLK24M LPCPLUS	17 45
	CLK_LPC_55S	CLK_LPC	LPC CLK24M LPCPLUS R	12 17
	CLK_LPC_55S	CLK_LPC	LPC CLK24M SMC	17 43
	CLK_LPC_55S	CLK_LPC	LPC CLK24M SMC R	12 17

PCH Clocks

Electrical Constraint Set	Physical	Spacing		
PCH Reference Clock	CLK_XTAL	XTAL	PCH CLK24M XTALIN	12 17
	CLK_XTAL	XTAL	PCH CLK24M XTALOUT	12 17
	CLK_XTAL	XTAL	PCH CLK24M XTALOUT R	17
PCH RTC 32K	CLK_XTAL	XTAL	PCH CLK32K RTCX1	12 17
	CLK_XTAL	XTAL	PCH CLK32K RTCX2	12 17
	CLK_XTAL	XTAL	PCH CLK32K RTCX2 R	17
SMC 32K	CLK_PCH_55S	CLK_PCH	PM CLK32K SUSCLK R	13 44
	CLK_PCH_55S	CLK_PCH	SMC CLK32K	43 44

25 MHz XTALS

Electrical Constraint Set	Physical	Spacing		
25M Reference Crystal	CLK_XTAL	XTAL	TBT CLK25M IN	26
	CLK_XTAL	XTAL	TBT CLK25M OUT	26
	CLK_XTAL	XTAL	TBT CLK25M OUT R	26
	CLK_XTAL	XTAL	ENET XTAL IN	34
	CLK_XTAL	XTAL	ENET XTAL OUT	34
	CLK_XTAL	XTAL	ENET XTAL OUT R	34

HDA

Electrical Constraint Set	Physical	Spacing		
HDA	HDA_55S	HDA	HDA BIT CLK	12 51
	HDA_55S	HDA	HDA BIT CLK R	12
	HDA_55S	HDA	HDA RST L	12 51
	HDA_55S	HDA	HDA RST R L	12
	HDA_55S	HDA	HDA SDOUT	12 51
	HDA_55S	HDA	HDA SDOUT R	12 17
	HDA_55S	HDA	HDA SYNC	12 51
	HDA_55S	HDA	HDA SYNC R	12
	HDA_55S	HDA	HDA SDIN0	12 51
	HDA_55S	HDA	AUD SDI R	
SPDIF	HDA_55S	HDA	DP INT SPDIF AUDIO	39 51 80
	HDA_55S	HDA	SPDIF_OUT JACK	51 54
	HDA_55S	HDA	CS4208 SPDIF IN	51
	HDA_55S	HDA	CS4208 SPDIF OUT	51

SPI Bootrom

Electrical Constraint Set	Physical	Spacing		
SPI ROM	SPI_50S	SPI	SPI CLK R	14 45
	SPI_50S	SPI	SPI CLK	45
	SPI_50S	SPI	SPI ALT CLK	45
	SPI_50S	SPI	SPI SMC CLK	43 45
	SPI_50S	SPI	SPI MLB CLK	45
	SPI_50S	SPI	SPI CS0 R L	14 45
	SPI_50S	SPI	SPI CS0 L	45
	SPI_50S	SPI	SPI ALT CS L	45
	SPI_50S	SPI	SPI SMC CS L	43 45
	SPI_50S	SPI	SPI MLB CS L	45
	SPI_50S	SPI	SPI MOSI R	14 45
	SPI_50S	SPI	SPI MOSI	45
	SPI_50S	SPI	SPI ALT MOSI	45
	SPI_50S	SPI	SPI SMC MOSI	43 45
	SPI_50S	SPI	SPI MLB MOSI	45
	SPI_50S	SPI	SPI MISO	14 45
	SPI_50S	SPI	SPI ALT MISO	45
	SPI_50S	SPI	SPI SMC MISO	43 45
	SPI_50S	SPI	SPI MLB MISO	45
	SPI_50S	SPI	SPIROM USE MLB	15 45

SYNC MASTER=j70 NICK SYNC DATE=10/15/2013

PAGE TITLE: PCH and BR Constraints

Apple Inc.

DRAWING NUMBER: 051-1407 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 115 OF 123 SHEET: 74 OF 81

USB

USB-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include USB_85D and USB_90D.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include USB2_PHY and USB3_PHY.

USB-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB2_ISO and USB3_ISO.

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table with 7 columns: Section, Imp, Design, Iso, Design, Comments. Rows include 12.2.1 and 13.3.1.

Constraints

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include USB2 and USB3.

Caesar IV (Ethernet/SD)

CIV-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include ENET_50S, ENET_100D, and SD_50S.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include ENET_COMP_PHY, ENET_DIFF_PHY, SD_PHY, and CIV_SPI.

CIV-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include ENET_DIFF_ISO, ENET_DIFF2DIFF, ENET_TRANS_ISO, and COMP_ENET_ISO.

Constraints

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include ENET_DIFF and ENET_TRANS.

2 kv isolation

SD

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SD_ISO.

SD

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes SD.

Camera Processor-to-Camera Sensor I/F (SMIA/MIPI)

Camera Processor's SMIA Interface Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMIA_100D.

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row includes SMIA_DIFF_PHY.

Camera Processor's SMIA Interface Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SMIA_DIFF_ISO and SMIA_DIFF2DIFF.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes SMIA_DIFF.

USB 3.0 and USB 2.0 Trixies Muxing

Large table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a list of constraints for External Port A, B, C, D, Camera, and PCH USB Compensation.

RMH Love

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a list of constraints for USB BT P, USB BT N, USB BT MIX P, and USB BT MIX N.

Et tu Brute?

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a list of constraints for Ethernet and SD.

Camera Processor-Camera Sensor I/F

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a list of constraints for SMIA and SPT.

Metadata block containing SYNC MASTER=J70 DINI, SYNC DATE=10/28/2013, USB/Ethernet/SD Constraints, Apple Inc. logo, drawing number 051-1407, revision A.0.0, and page 116 of 123.

SMBus

SMBus-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_PHY	*	SMB_55S

SMBus-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB_ISO	*	=2x_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SMB_ISO

Sensor

Sensor-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_DIFF_PHY	*	1:1_DIFFPAIR

Sensor-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE_ISO	*	=1.5:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SENSE	*	*	SENSE_ISO
SENSE	POWER	*	PWR_P2MM
SENSE	GND	*	GND_P2MM

SMC Generic Control Line Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMC_ISO	*	=1:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMC_CTRL	*	*	SMC_ISO

SMC Generic Control Line Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMC_GEN	*	SMC_50S

Current/Voltage Sense

Electrical Constraint Set	Physical	Spacing	
Common		SENSE	GND_SMC_AVSS 43 44 47
12V S5 (System Total)			
E17	SNS_CURRENT	SNS_DIFF_PHY	SENSE SNS_P12VG3H_P 47
E18	SNS_CURRENT	SNS_DIFF_PHY	SENSE SNS_P12VG3H_N 47
E19		SENSE	ISNS_P12VG3H_R 47
E20		SENSE	ISNS_P12VG3H 44 47
E21		SENSE	VSNS_P12VG3H 44 47
SSD			
E22	SNS_CURRENT	SNS_DIFF_PHY	SENSE SNS_SSD_P 47
E23	SNS_CURRENT	SNS_DIFF_PHY	SENSE SNS_SSD_N 47
E24		SENSE	ISNS_SSDS0_R 47
E25		SENSE	ISNS_SSDS0 44 47
E26		SENSE	VSNS_P1V3_SSD 44 47
VDDQ S3 (DDR)			
E27	SNS_CURRENT	SNS_DIFF_PHY	SENSE SNS_P1V2_S3_DDR_P 47
E28	SNS_CURRENT	SNS_DIFF_PHY	SENSE SNS_P1V2_S3_DDR_N 47
E29		SENSE	ISNS_P1V2_S3_DDR_R 47
E30		SENSE	ISNS_P1V2_S3_DDR 44 47
E31		SENSE	VSNS_P1V2_S3_DDR 44 47
CPU Core			
E32		SENSE	CPUVR_IMON 47 57
E33		SENSE	ISNS_CPUVCC 44 47
E34		SENSE	VSNS_CPUVCC 44 47

SMC

Electrical Constraint Set	Physical	Spacing	
SMC			
E35	CLK_XTAL	XTAL	SMC_XTAL 43 44
E36	CLK_XTAL	XTAL	SMC_EXTAL 43 44
E37	SMC_GEN	SMC_CTRL	SMC_LRESET_L 18 43
E38	SMC_GEN	SMC_CTRL	SMC_RUNTIME_SCI_L 13 43
E39	SMC_GEN	SMC_CTRL	SMC_WAKE_SCI_L 15 43
E40	SMC_GEN	SMC_CTRL	SMC_FAN_0_CTL 43 49
E41	SMC_GEN	SMC_CTRL	SMC_FAN_0_TACH 43 49

SMBus

Electrical Constraint Set	Physical	Spacing	
SMC			
E42	SMB_PHY	SMB	SMBUS_SMC_0_S0_SCL 43 46
E43	SMB_PHY	SMB	SMBUS_SMC_0_S0_SDA 43 46
E44	SMB_PHY	SMB	SMBUS_SMC_1_S0_SCL 43 46
E45	SMB_PHY	SMB	SMBUS_SMC_1_S0_SDA 43 46
E46	SMB_PHY	SMB	SMBUS_SMC_2_S0_SCL 43 46
E47	SMB_PHY	SMB	SMBUS_SMC_2_S0_SDA 43 46
E48	SMB_PHY	SMB	SMBUS_SMC_3_SCL 43 46
E49	SMB_PHY	SMB	SMBUS_SMC_3_SDA 43 46
E50	SMB_PHY	SMB	SMBUS_SMC_5_G3H_SCL 43 44
E51	SMB_PHY	SMB	SMBUS_SMC_5_G3H_SDA 43 44
PCH			
E52	TBT_I2C_55S	TBT_I2C	SMBUS_PCH_CLK 14 46
E53	TBT_I2C_55S	TBT_I2C	SMBUS_PCH_DATA 14 46
E54	SMB_PHY	SMB	SML_PCH_0_CLK 14 46
E55	SMB_PHY	SMB	SML_PCH_0_DATA 14 46
Display TCon			
E56	SMB_PHY	SMB	SMB_DP_TCON_SCL 43 46
E57	SMB_PHY	SMB	SMB_DP_TCON_SDA 43 46

Temperature Sense

Electrical Constraint Set	Physical	Spacing	
EMC1414-1 (Production)			
E58	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_T1_1_P 48
E59	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_T1_1_N 48
E60	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_T1_3_P 48
E61	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_T1_3_N 48
E62	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_ACDC_P 48 56
E63	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_ACDC_N 48 56
E64	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_T1_2_P 48
E65	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_T1_2_N 48
TMP423 (Development)			
E66	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_T2_1_P 48
E67	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_T2_1_N 48
E68	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_T2_2_P 48
E69	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_T2_2_N 48
E70	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_T2_3_P 48
E71	SNS_TEMP	SNS_DIFF_PHY	SENSE SNS_T2_3_N 48
HDD Out-of-Band			
E72		SENSE	HDD_OOB1_D2R_L 33
E73		SENSE	HDD_OOB1_D2R_F_L 33
E74		SENSE	HDD_OOB1_D2R_R_L 33
E75		SENSE	SMC_OOB1_D2R_L 33 43
E76		SENSE	SMC_OOB1_R2D_L 33 43
E77		SENSE	SMC_OOB1_R2D_R_L 33
SSD Out-of-Band			
E78		SENSE	SMC_OOB2_R2D_L 32 44
E79		SENSE	SMC_OOB2_D2R_L 32 44

SYNC MASTER=J70 NICK SYNC DATE=10/15/2013

051-1407

Apple Inc.

REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

117 OF 123

76 OF 81

DC-DC

Power-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GND_P3MM	*	Y	0.300 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
GND_P5MM	*	Y	0.500 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
POWER_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
POWER_P3MM	*	Y	0.300 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
POWER_P6MM	*	Y	0.600 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_P5MM
GND	BGA	GND_P3MM
POWER	*	POWER_P6MM
POWER	BGA	POWER_P3MM
VR_CTL_PHY	*	POWER_P3MM
VR_CTL_PHY	BGA	STANDARD
VR_VID_PHY	*	POWER_50S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VR_DIDT_PHY	*	POWER_P6MM
VR_DIDT_PHY	BGA	STANDARD

Power-specific Spacing Definitions
Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_ISO	*	=STANDARD	?
GND_ISO	*	=STANDARD	?

Constraints
Power and Common

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	POWER_ISO
GND	*	*	GND_ISO

DC-DC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SWNODE_ISO	*	=8:1_SPACING	1000
SWNODE_SW2SW	*	=1:1_SPACING	?
SWNODE_SW2PWR	*	=2:1_SPACING	?
SWNODE_SW2GND	*	=2:1_SPACING	?

DC-DC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_SWITCH	*	*	SWNODE_ISO
VR_SWITCH	*	BGA	BGA_P1MM
VR_SWITCH	VR_SWITCH	*	SWNODE_SW2SW
VR_SWITCH	POWER	*	SWNODE_SW2PWR
VR_SWITCH	GND	*	SWNODE_SW2GND

DC-DC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL_ISO	*	=3:1_SPACING	?
VR_VID_ISO	*	=4X_DIELECTRIC	?

DC-DC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CTL	*	*	VR_CTL_ISO
VR_VID	*	*	VR_VID_ISO

VDDQ (1.2V)/VTT (0.6V) S3

Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus E67 POWER	POWER	5V		PP5V REG P1V2 V5IN 59 77
Local Ground E68 GND	GND	0V		AGND P1V2 S3 59 77
VDDQ S3 E69 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG PHASE P1V2 S3 59
E70 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG PHASE P1V2 S3 L 59
E71 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT P1V2 S3 59
E72 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT P1V2 S3 RC 59
E73 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG UGATE P1V2 S3 59
E74 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG UGATE P1V2 S3 R 59
E75 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG LGATE P1V2S3 59
E76 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG SNUBBER P1V2 S3 59
E77 VR_CTL_PHY	VR_CTL			REG P1V2 S3 VDDOSNS 59
E78 VR_CTL_PHY	VR_CTL			REG P1V2 S3 VREF 59
E79 VR_CTL_PHY	VR_CTL			REG P1V2 S3 REFIN 59
E80 VR_CTL_PHY	VR_CTL			REG P1V2 S3 MODE 59
E81 VR_CTL_PHY	VR_CTL			REG P1V2 S3 TRIP 59
E82 VR_CTL_PHY	VR_CTL			LDO DDRVTT0 SNS 59
E83 VR_CTL_PHY	VR_CTL			REG P1V2 S3 VTTREF 59
Output Bus E84 POWER	POWER	1.2V		PP1V2 S3 66
E85 POWER_DDR	POWER_DDR	0.6V		PP0V6 S3 DDRVTT 66
Sensed E86 POWER	POWER	1.2V		PP1V2 S3 DDR 66

PCH 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus E87 POWER	POWER	POWER	5V		REG VCC U7400 60
E88 POWER	POWER	POWER	5V		REG PVCC U7400 60
Local Ground E89 GND	GND	GND	0V		AGND P1V05S0 60
1.05V S0 E90 VR_DIDT_PHY	VR_SWITCH	VR_SWITCH	1.2V	TRUE	REG PHASE P1V05S0 60
E91 VR_DIDT_PHY	VR_SWITCH	VR_SWITCH	1.2V	TRUE	REG PHASE P1V05S0 L 60
E92 VR_DIDT_PHY	VR_SWITCH	VR_SWITCH	1.2V	TRUE	REG BOOT P1V05S0 60
E93 VR_DIDT_PHY	VR_SWITCH	VR_SWITCH	1.2V	TRUE	REG BOOT P1V05S0 RC 60
E94 VR_DIDT_PHY	VR_SWITCH	VR_SWITCH	1.2V	TRUE	REG UGATE P1V05S0 60
E95 VR_DIDT_PHY	VR_SWITCH	VR_SWITCH	1.2V	TRUE	REG UGATE P1V05S0 R 60
E96 VR_DIDT_PHY	VR_SWITCH	VR_SWITCH	1.2V	TRUE	REG LGATE P1V05S0 60
E97 VR_DIDT_PHY	VR_SWITCH	VR_SWITCH	1.2V	TRUE	REG SNUBBER P1V05S0 60
E98 VR_CTL_PHY	VR_CTL	VR_CTL			REG P1V05S0 OCSET 60
E99 VR_CTL_PHY	VR_CTL	VR_CTL			REG P1V05S0 VO 60
E100 SNS_CURRENT	SNS_DIFF_PHY	SENSE			REG P1V05S0 PHASE SNS P 60
E101 SNS_CURRENT	SNS_DIFF_PHY	SENSE			REG P1V05S0 PHASE SNS M 60
E102					
E103					
E104					
E105					
E106					
E107					
E108					
E109					
E110					
E111					
E112					
E113					
E114					
E115					
E116					
E117					
E118					
E119					
E120					
Output Bus E121 POWER	POWER	POWER	1.05V		PP1V05 S0 66

1.8V S3

Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus E122 POWER	POWER	5V		PP5V REG P1V2 V5IN 59 77
Local Ground E123 GND	GND	0V		AGND P1V2 S3 59 77
Switch E124 VR_DIDT_PHY	VR_SWITCH	3.3V	TRUE	REG SW P1V8 S3 59
E125 VR_DIDT_PHY	VR_SWITCH	3.3V	TRUE	REG FB P1V8 S3 59
Output Bus E126 POWER	POWER	1.8V		PP1V8 S3 REG R 59
E127 POWER	POWER	1.8V		PP1V8 S3 66

SYNC MASTER=J70 GAREN SYNC DATE=03/07/2014

PAGE TITLE: VReg Constraints

Apple Inc.

DRAWING NUMBER: 051-1407 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 118 OF 123 SHEET: 77 OF 81

CPU VCC Phases

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
PP12V_S0	POWER	POWER	1.2V			PP12V_S0 REG CPUVCC VIN 57
PP5V_S0	POWER	POWER	5V			PP5V_S0 REG CPUVCC VDD 57
Local Ground						
AGND_CPU	GND	GND	0V			AGND_CPU 57
Phase 1						
REG_PWM_CPUVCC_1	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_1 57 58
REG_PHASE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUVCC_1 58
REG_BOOT_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUVCC_1 58
REG_BOOT_CPUVCC_1_RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUVCC_1_RC 58
REG_UGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUVCC_1 58
REG_LGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUVCC_1 58
REG_SNUBBER_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUVCC_1 58
PPCPUVCC_S0_SENSE_1	POWER	POWER	1.8V			PPCPUVCC_S0_SENSE_1 58
REG_CPUVCC_ISNS1_M	SNS_DIFF_PHY	SENSE				REG_CPUVCC_ISNS1_M 58
REG_CPUVCC_ISNS1_P	SNS_DIFF_PHY	SENSE				REG_CPUVCC_ISNS1_P 58
REG_CPUVCC_ISEN1						REG_CPUVCC_ISEN1 57 58
REG_CPUVCC_ISUMN						REG_CPUVCC_ISUMN 57 58
REG_CPUVCC_ISUMP						REG_CPUVCC_ISUMP 57 58
Phase 2						
REG_PWM_CPUVCC_2	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_2 57 58
REG_PHASE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUVCC_2 58
REG_BOOT_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUVCC_2 58
REG_BOOT_CPUVCC_2_RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUVCC_2_RC 58
REG_UGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUVCC_2 58
REG_LGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUVCC_2 58
REG_SNUBBER_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUVCC_2 58
PPCPUVCC_S0_SENSE_2	POWER	POWER	1.8V			PPCPUVCC_S0_SENSE_2 58
REG_CPUVCC_ISNS2_M	SNS_DIFF_PHY	SENSE				REG_CPUVCC_ISNS2_M 58
REG_CPUVCC_ISNS2_P	SNS_DIFF_PHY	SENSE				REG_CPUVCC_ISNS2_P 58
REG_CPUVCC_ISEN2						REG_CPUVCC_ISEN2 57 58

CPU VCC Controller

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
ISL95826HRZ						
REG_CPUVCC_FCCM	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FCCM 57 58
REG_CPUVCC_DRSEL	VR_CTL_PHY	VR_CTL				REG_CPUVCC_DRSEL 57
REG_CPUVCC_COMP	VR_CTL_PHY	VR_CTL				REG_CPUVCC_COMP 57
REG_CPUVCC_COMP_RC	VR_CTL_PHY	VR_CTL				REG_CPUVCC_COMP_RC 57
REG_CPUVCC_FB	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FB 57
REG_CPUVCC_FB_RC	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FB_RC 57
REG_CPUVCC_FB2	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FB2 57
CPU_VCCSENSE_P	SNS_DIFF_PHY	SENSE				CPU_VCCSENSE_P 8 57
CPU_VCCSENSE_N	SNS_DIFF_PHY	SENSE				CPU_VCCSENSE_N 8 57
CPU_VCCSENSE_P_R		SENSE				CPU_VCCSENSE_P_R 57
CPU_VCCSENSE_P_RC		SENSE				CPU_VCCSENSE_P_RC 57
REG_CPUVCC_ISUMN_RC		SENSE				REG_CPUVCC_ISUMN_RC 57
REG_CPUVCC_ISUMN_R		SENSE				REG_CPUVCC_ISUMN_R 57
REG_CPUVCC_RTN		SENSE				REG_CPUVCC_RTN 57
REG_CPUVCC_NTC	VR_CTL_PHY	VR_CTL				REG_CPUVCC_NTC 57
REG_CPUVCC_NTC_R	VR_CTL_PHY	VR_CTL				REG_CPUVCC_NTC_R 57
REG_CPUVCC_SLOPE	VR_CTL_PHY	VR_CTL				REG_CPUVCC_SLOPE 57
REG_CPUVCC_PROG1	VR_CTL_PHY	VR_CTL				REG_CPUVCC_PROG1 57
REG_CPUVCC_PROG2	VR_CTL_PHY	VR_CTL				REG_CPUVCC_PROG2 57
REG_CPUVCC_PROG3	VR_CTL_PHY	VR_CTL				REG_CPUVCC_PROG3 57
CPU_VIDSLK	VR_VID_PHY	VR_VID				CPU_VIDSLK 8 57
CPU_VIDSLK_R	VR_VID_PHY	VR_VID				CPU_VIDSLK_R 8
CPU_VIDALERT_L	VR_VID_PHY	VR_VID				CPU_VIDALERT_L 8 57
CPU_VIDALERT_R_L	VR_VID_PHY	VR_VID				CPU_VIDALERT_R_L 8
CPU_VIDSOUT	VR_VID_PHY	VR_VID				CPU_VIDSOUT 8 57
CPU_VIDSOUT_R	VR_VID_PHY	VR_VID				CPU_VIDSOUT_R 8
Output Bus						
PPCPUVCC_S0_CPU	POWER	POWER	1.8V			PPCPUVCC_S0_CPU 66

SYNC_MASTER=j70_GAREN SYNC_DATE=03/07/2014

CPU VReg Constraints


Apple Inc.

DRAWING NUMBER: 051-1407 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 119 OF 123
 SHEET: 78 OF 81



12V

Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus					
POWER	POWER	12V			PP12V ACDC 66
FET Switched					
POWER	POWER	12V			PP12V S5 66
POWER	POWER	12V			PP12V S0 66
Sensed					
POWER	POWER	12V			PP12V G3H 66

3.42V G3H

Physical	Spacing	Voltage	DIDT	NO_TEST	
3.42V G3H					
POWER	VR_SWITCH	12V	TRUE		P3V42G3H_BOOST 56
POWER	VR_SWITCH	12V	TRUE		P3V42G3H_SW 56
VR_CTL_PHY	VR_CTL				P3V42G3H_FB 56
VR_CTL_PHY	VR_CTL				P3V42G3H_SHDN_L 56
VR_CTL_PHY	VR_CTL				P3V42G3H_SHDN_R_L 56
Output Bus					
POWER	POWER	3.425V			PP3V42 G3H 66
POWER	POWER	3.425V			PP3V42 G3H REG R 66

3.3V G3

Physical	Spacing	Voltage	DIDT	NO_TEST	
POWER	POWER	3.3V			PP3V3 G3 66

3.3V S5/5V S4

Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus					
POWER	POWER	12V			REG VIN U7600 61
POWER	POWER	5V			REG VCC1 U7600 61
POWER	POWER	5V			REG VCC2 U7600 61
3.3V S5					
VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG PHASE P3V3S5 61
VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG BOOT P3V3S5 61
VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG BOOT P3V3S5_RC 61
VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG UGATE P3V3S5 61
VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG LGATE P3V3S5 61
VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P3V3S5 61
VR_CTL_PHY	VR_CTL				REG P3V3S5_ISEN 61
VR_CTL_PHY	VR_CTL				REG P3V3S5_OCSET 61
VR_CTL_PHY	VR_CTL				REG P3V3S5_FSET 61
VR_CTL_PHY	VR_CTL				REG P3V3S5_VOUT 61
VR_CTL_PHY	VR_CTL				REG P3V3S5_VOUT_R 61
VR_CTL_PHY	VR_CTL				REG P3V3S5_FB 61
5V S4					
VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG PHASE P5VS4 61
VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG BOOT P5VS4 61
VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG BOOT P5VS4_RC 61
VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG UGATE P5VS4 61
VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG LGATE P5VS4 61
VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P5VS4 61
VR_CTL_PHY	VR_CTL				REG P5VS4_ISEN 61
VR_CTL_PHY	VR_CTL				REG P5VS4_OCSET 61
VR_CTL_PHY	VR_CTL				REG P5VS4_FSET 61
VR_CTL_PHY	VR_CTL				REG P5VS4_VOUT 61
VR_CTL_PHY	VR_CTL				REG P5VS4_VOUT_R 61
VR_CTL_PHY	VR_CTL				REG P5VS4_FB 61
Output Bus					
POWER	POWER	5V			PP5V S5 66
POWER	POWER	5V			PP5V S4 66
POWER	POWER	3.3V			PP3V3 S5 66
FET Switched					
POWER	POWER	5V			PP5V S0 66
POWER	POWER	3.3V			PP3V3 S4 66
POWER	POWER	3.3V			PP3V3 S0 66
POWER	POWER	3.3V			PP3V3 S0 SSD 66
POWER	POWER	3.3V			PP3V3 ENET 66
POWER	POWER	3.3V			PP3V3 TBTLC 18 26 27
Sensed					
POWER	POWER	3.3V			PPSSD S0 66

HDD S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
FET Switched					
POWER	POWER	5V			PP5V S0 HDD 66

1V5 S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
OUTPUT BUS					
POWER	POWER	1.5V			PP1V5 S0 66
VR_CTL_PHY	VR_CTL				REG P1V5S0_SS 66
VR_CTL_PHY	VR_CTL				REG P1V5S0_ISET 66
VR_CTL_PHY	VR_CTL				REG P1V5S0_ADJ 66

Ground/Common

Physical	Spacing	Voltage	DIDT	NO_TEST	
Common					
GND	GND	0V			GND 66
GND	GND	0V			PGND REG P1V2 S3 59

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
SNS_CURRENT	SNS_DIFF_PHY	SENSE				REG P3V3S5 PHASE SNS P 61
SNS_CURRENT	SNS_DIFF_PHY	SENSE				REG P3V3S5 PHASE SNS M 61
SNS_CURRENT	SNS_DIFF_PHY	SENSE				REG P5VS4 PHASE SNS P 61
SNS_CURRENT	SNS_DIFF_PHY	SENSE				REG P5VS4 PHASE SNS M 61

SYNC MASTER=J70 GAREN		SYNC DATE=03/07/2014	
Platform VReg Constraints			
Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		120 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		79 OF 81	
IV ALL RIGHTS RESERVED			

Thunderbolt

Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTDP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBT_I2C_ISO	*	=2x_DIELECTRIC	?	TBTDP	*	*	TBTDP_ISO
TBT_SPI_ISO	*	=2x_DIELECTRIC	?	TBT_SPI	*	*	TBT_SPI_ISO
TBTDP_ISO	*	=5x_DIELECTRIC	?	TBT_I2C	*	*	TBT_I2C_ISO
TBTDP_ISO	TOP,BOTTOM	=7x_DIELECTRIC	?				

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_ISO	*	=3:1_SPACING	?	DISPLAYPORT	*	*	DP_ISO

Pairs should be within 100 mils of clock length.
Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing	Net
E98D	DR_85D	DISP_LAYPORT	DP_TBTSNK0 ML C P<3..0>
E98E	DR_85D	DISP_LAYPORT	DP_TBTSNK0 ML C N<3..0>
E98F	DR_TBTSNK0_ML	DISP_LAYPORT	DP_TBTSNK0 ML C N<3..0>
E990	DR_TBTSNK0_ML	DISP_LAYPORT	DP_TBTSNK0 ML N<3..0>
E991	DR_85D	DISP_LAYPORT	DP_TBTSNK0 AUXCH C P
E992	DR_85D	DISP_LAYPORT	DP_TBTSNK0 AUXCH C N
E993	DR_TBTSNK0_AUX	DISP_LAYPORT	DP_TBTSNK0 AUXCH P
E994	DR_TBTSNK0_AUX	DISP_LAYPORT	DP_TBTSNK0 AUXCH N
E995	DR_85D	DISP_LAYPORT	DP_TBTSNK1 ML C P<3..0>
E996	DR_85D	DISP_LAYPORT	DP_TBTSNK1 ML C N<3..0>
E997	DR_TBTSNK1_ML	DISP_LAYPORT	DP_TBTSNK1 ML C P<3..0>
E998	DR_TBTSNK1_ML	DISP_LAYPORT	DP_TBTSNK1 ML N<3..0>
E999	DR_85D	DISP_LAYPORT	DP_TBTSNK1 AUXCH C P
E99A	DR_85D	DISP_LAYPORT	DP_TBTSNK1 AUXCH C N
E99B	DR_TBTSNK1_AUX	DISP_LAYPORT	DP_TBTSNK1 AUXCH P
E99C	DR_TBTSNK1_AUX	DISP_LAYPORT	DP_TBTSNK1 AUXCH N
E99D	DR_INTENI_TBT_ML_MIX	DISP_LAYPORT	DP_TBTSRC ML P<3..0>
E99E	DR_INTENI_TBT_ML_MIX	DISP_LAYPORT	DP_TBTSRC ML N<3..0>
E99F	DR_INTENI_TBT_ML_MIX	DISP_LAYPORT	DP_TBTSRC ML C P<3..0>
E9A0	DR_INTENI_TBT_ML_MIX	DISP_LAYPORT	DP_TBTSRC ML C N<3..0>
E9A1	DR_INTENI_TBT_AUX_MIX	DISP_LAYPORT	DP_TBTSRC AUXCH P
E9A2	DR_INTENI_TBT_AUX_MIX	DISP_LAYPORT	DP_TBTSRC AUXCH N
E9A3	DR_85D	DISP_LAYPORT	DP_TBTSRC AUX C P
E9A4	DR_85D	DISP_LAYPORT	DP_TBTSRC AUX C N
E9A5	DR_85D	DISP_LAYPORT	DP_TBTSRC AUX C N
E9A6	TBT_SPI_CLK	TBT_SPI	TBT_SPI_CLK
E9A7	TBT_SPI_MOSI	TBT_SPI	TBT_SPI_MOSI
E9A8	TBT_SPI_MISO	TBT_SPI	TBT_SPI_MISO
E9A9	TBT_SPI_CS_1	TBT_SPI	TBT_SPI_CS_1

*: Only used on hosts supporting T29 video-in

TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing	Net
Port A			
E9AD	TBT_R2D_RVSD	TBTDP	TBT A R2D C P<1>
E9AE	TBT_R2D_RVSD	TBTDP	TBT A R2D C N<1>
E9AF	TBT_R2D_RVSD	TBTDP	TBT A R2D P<1>
E9B0	TBT_R2D	TBTDP	TBT A R2D N<1>
E9B1	TBT_R2D	TBTDP	TBT A R2D C P<0>
E9B2	TBT_R2D	TBTDP	TBT A R2D C N<0>
E9B3	TBT_R2D	TBTDP	TBT A R2D P<0>
E9B4	DR_M1	DISP_LAYPORT	TBT A R2D N<0>
E9B5	DR_M1	DISP_LAYPORT	DP TBTPA ML C P<1>
E9B6	DR_M1	DISP_LAYPORT	DP TBTPA ML C N<1>
E9B7	DR_85D	DISP_LAYPORT	DP TBTPA ML P<1>
E9B8	DR_85D	DISP_LAYPORT	DP TBTPA ML N<1>
E9B9	DR_M1_3	DISP_LAYPORT	DP TBTPA ML C P<3>
E9BA	DR_M1_3	DISP_LAYPORT	DP TBTPA ML C N<3>
E9BB	DR_85D	DISP_LAYPORT	DP TBTPA ML P<3>
E9BC	DR_85D	DISP_LAYPORT	DP TBTPA ML N<3>
E9BD	DR_L5X	DISP_LAYPORT	DP A LSX ML P<1>
E9BE	DR_L5X	DISP_LAYPORT	DP A LSX ML N<1>
E9BF	TBT_D2R1_RVSD	TBTDP	TBT A D2R P<1>
E9C0	TBT_D2R1_RVSD	TBTDP	TBT A D2R N<1>
E9C1	TBT_D2R1_RVSD	TBTDP	TBT A D2R C P<1>
E9C2	TBT_D2R1_RVSD	TBTDP	TBT A D2R C N<1>
E9C3	TBT_D2R0_RVSD	TBTDP	TBT A D2R P<0>
E9C4	TBT_D2R0_RVSD	TBTDP	TBT A D2R N<0>
E9C5	TBT_D2R0_RVSD	TBTDP	TBT A D2R C P<0>
E9C6	TBT_D2R0_RVSD	TBTDP	TBT A D2R C N<0>
E9C7	DR_M1	DISP_LAYPORT	DP TBTPB ML C P<1>
E9C8	DR_M1	DISP_LAYPORT	DP TBTPB ML C N<1>
E9C9	DR_85D	DISP_LAYPORT	DP TBTPB ML P<1>
E9CA	DR_M1_3_RVSD	DISP_LAYPORT	DP TBTPB ML N<1>
E9CB	DR_M1_3_RVSD	DISP_LAYPORT	DP TBTPB ML C P<3>
E9CC	DR_M1_3_RVSD	DISP_LAYPORT	DP TBTPB ML C N<3>
E9CD	DR_85D	DISP_LAYPORT	DP TBTPB ML P<3>
E9CE	DR_85D	DISP_LAYPORT	DP TBTPB ML N<3>
E9CF	DR_L5X	DISP_LAYPORT	DP B LSX ML P<1>
E9D0	DR_L5X	DISP_LAYPORT	DP B LSX ML N<1>
E9D1	TBT_D2R1_RVSD	TBTDP	TBT B D2R P<1>
E9D2	TBT_D2R1_RVSD	TBTDP	TBT B D2R N<1>
E9D3	TBT_D2R1_RVSD	TBTDP	TBT B D2R C P<1>
E9D4	TBT_D2R0_RVSD	TBTDP	TBT B D2R C N<1>
E9D5	TBT_D2R0_RVSD	TBTDP	TBT B D2R P<0>
E9D6	TBT_D2R0_RVSD	TBTDP	TBT B D2R N<0>
E9D7	TBT_D2R0_RVSD	TBTDP	TBT B D2R C P<0>
E9D8	TBT_D2R0_RVSD	TBTDP	TBT B D2R C N<0>
E9D9	TBT_AUXDDC	TBTDP	TBT B D2R1 AUXDDC P
E9DA	TBT_AUXDDC	TBTDP	TBT B D2R1 AUXDDC N
E9DB	TBT_AUXCH	DISP_LAYPORT	DP TBTPB AUXCH C P
E9DC	TBT_AUXCH	DISP_LAYPORT	DP TBTPB AUXCH C N
E9DD	DR_85D	DISP_LAYPORT	DP TBTPB AUXCH P
E9DE	DR_85D	DISP_LAYPORT	DP TBTPB AUXCH N

DisplayPort

Electrical Constraint Set	Physical	Spacing	Net
Graphics Source			
E9DF	DR_INTENI_IQ_ML_MIX	DISP_LAYPORT	DP INT ML P<1..0>
E9E0	DR_INTENI_IQ_ML_MIX	DISP_LAYPORT	DP INT ML N<1..0>
E9E1	DR_INTENI_IQ_AUX_MIX	DISP_LAYPORT	DP INT AUX P
E9E2	DR_INTENI_IQ_AUX_MIX	DISP_LAYPORT	DP INT AUX N
E9E3	DR_85D	DISP_LAYPORT	DP INT AUX C P
E9E4	DR_85D	DISP_LAYPORT	DP INT AUX C N
Internal Panel			
E9E5	DR_85D	DISP_LAYPORT	DP INTNL ML C P<3..0>
E9E6	DR_85D	DISP_LAYPORT	DP INTNL ML C N<3..0>
E9E7	DR_INTENI_ML_CONN	DISP_LAYPORT	DP INTNL ML P<3..0>
E9E8	DR_INTENI_ML_CONN	DISP_LAYPORT	DP INTNL ML N<3..0>
E9E9	DR_INTENI_AUX_CONN	DISP_LAYPORT	DP INTNL AUX P
E9EA	DR_INTENI_AUX_CONN	DISP_LAYPORT	DP INTNL AUX N
Internal DP SPDIF			
E9EB	HDA		DP INT SPDIF AUDIO
DDC			
E9EC	TBT_12C_55S	TBT_12C	DP TBTSNK0 DDC CLK
E9ED	TBT_12C_55S	TBT_12C	DP TBTSNK0 DDC DATA
E9EE	TBT_12C_55S	TBT_12C	DP TBTSNK1 DDC CLK
E9EF	TBT_12C_55S	TBT_12C	DP TBTSNK1 DDC DATA
E9F0	TBT_12C_55S	TBT_12C	DP TBTPA DDC CLK
E9F1	TBT_12C_55S	TBT_12C	DP TBTPA DDC DATA
E9F2	TBT_12C_55S	TBT_12C	DP TBTPB DDC CLK
E9F3	TBT_12C_55S	TBT_12C	DP TBTPB DDC DATA

SYNC MASTER=J70 NICK SYNC DATE=10/22/2013

TBT/DP Constraints

Apple Inc.

DRAWING NUMBER: 051-1407 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 121 OF 123 SHEET: 80 OF 81

Backlight Controller

BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

BLC-specific Spacing Definitions

BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	0.45mm	1000

BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

Constraints

BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_CTL	*	BLC_CTL_ISO
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

Is it chel'oh or sel'oh?

Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus				
POWER	POWER	12V		PP12V_BKLT_SNS
POWER	POWER	12V		PP12V_BKLT_FUSED
POWER	POWER	12V		PP12V_S0_BKLT_FILT
POWER	POWER	12V		PP12V_S0_BKLT_PWR
POWER	POWER	12V		PP12V_S0_BKLT_PWR_R
POWER	POWER	5V		PP5V_S0_BKLT_R
POWER	POWER	1.3V		PP1V3_S0_BKLT_VDDIO_R
Local Ground				
BLC_CTL_PHY	BLC_PHASE	0V		PGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		DGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		LGND_BKLT
Backlight				
POWER_BLC	BLC_PHASE	80V	TRUE	BKLT_PHASE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE_R
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_SNUBBER
BLC_CTL_PHY	BLC_PHASE	12V	TRUE	BKLT_SW_R
BLC_CTL_PHY	BLC_CTL			BKLT_ISET
BLC_CTL_PHY	BLC_CTL			BKLT_FILT
BLC_CTL_PHY	BLC_CTL			BKLT_FILT_RC
SNS_DIEF_PHY	SENSE			BKLT_SW_P
SNS_DIEF_PHY	SENSE			BKLT_SW_M
SNS_DIEF_PHY	SENSE			BKLT_FB
BLC_HV		67V		BKLT_FB_XW
BLC_HV		67V		BKLT_FB_R
POWER_BLC_RET	BLC_CTL			BKLT_ISEN1
POWER_BLC_RET	BLC_CTL			BKLT_ISEN2
POWER_BLC_RET	BLC_CTL			BKLT_ISEN3
POWER_BLC_RET	BLC_CTL			BKLT_ISEN4
POWER_BLC_RET	BLC_CTL			BKLT_ISEN5
POWER_BLC_RET	BLC_CTL			BKLT_ISEN6
POWER_BLC_RET	BLC_HV			BKLT_ISEN1_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN2_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN3_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN4_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN5_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN6_R
POWER_BLC_RET	BLC_HV			LED_RETURN_1
POWER_BLC_RET	BLC_HV			LED_RETURN_2
POWER_BLC_RET	BLC_HV			LED_RETURN_3
POWER_BLC_RET	BLC_HV			LED_RETURN_4
POWER_BLC_RET	BLC_HV			LED_RETURN_5
POWER_BLC_RET	BLC_HV			LED_RETURN_6
Output Bus				
POWER_BLC	BLC_HV	67V		BKLT_BOOST
POWER_BLC	BLC_HV	67V		BKLT_BOOST_1
POWER_BLC	BLC_HV	67V		BKLT_BOOST_2

Cello Miscellaneous

Electrical Constraint Set	Physical	Spacing
SPI	SMB_PHY	SMB
SMB	SMB_PHY	SMB
SMB	SMB_PHY	SMB

SYNC_MASTER=J70 GAREN SYNC_DATE=03/07/2014

BLC Constraints

Apple Inc.

DRAWING NUMBER: 051-1407 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 123 OF 123

SHEET: 81 OF 81