

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J16 MLB_IG

LAST_MODIFIED=Fri Mar 22 11:24:26 2013

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2013-03-22

Page	(.cna)	Contents	Sync	Date
1		Table of Contents	J16_MLB	12/03/2012
2		BOM Configuration	J16_DINI	01/29/2013
3		DEBUG LEDES	J16_MAX	02/11/2013
4		Holes/PD parts	J16_MAX	02/11/2013
5		CPU DMI/PEG/FDI/RSVD	J16_DINI	01/14/2013
6		CPU Clock/Misc/JTAG/CFG	J16_DINI	01/14/2013
7		CPU DDR3 Interfaces	J16_DINI	01/14/2013
8		CPU Power	J16_DINI	01/14/2013
9		CPU Ground	J16_DINI	01/14/2013
10		CPU Decoupling	J16_DINI	01/14/2013
11		PCH RTC/HDA/JTAG/SATA/CLK	J16_KENNY	01/21/2013
12		PCH DMI/FDI/PM/GFX/PCI	J16_KENNY	01/21/2013
13		PCH PCI-E/USB	J16_KENNY	01/21/2013
14		PCH GPIO/MISC/NCTF	J16_KENNY	03/07/2013
15		PCH Power	J16_KENNY	01/21/2013
16		PCH Grounds	J16_KENNY	01/21/2013
17		PCH DECOUPLING	J16_KENNY	01/21/2013
18		CPU & PCH XDP	J16_KENNY	03/18/2013
19		Chipset Support	J16_KENNY	01/21/2013
20		Project Chipset Support	J16_KENNY	01/21/2013
21		CPU Memory S3 Support	J16_NICK	12/11/2012
22		DDR3 VREF MARGINING	J16_NICK	01/10/2013
23		DDR3 SO-DIMM Connector A	J16_NICK	01/10/2013
24		DDR3 SO-DIMM CONNECTOR B	J16_NICK	01/10/2013
25		DDR3 ALIASES AND BITSWAPS	J16_NICK	01/10/2013
26		Thunderbolt Host (1 of 2)	J16_MAX	02/11/2013
27		Thunderbolt Host (2 of 2)	J16_MAX	02/11/2013
28		Thunderbolt Power Support	J16_MAX	02/11/2013
29		Thunderbolt Connector A	J16_MAX	02/11/2013
30		Thunderbolt Connector B	J16_MAX	02/11/2013
31		TBT DDC Crossbar	J16_MAX	02/11/2013
32		AIRPORT/BT	J16_FIVIN	01/07/2013
33		SATA/SSD Connectors	J16_JERRY	01/07/2013
34		HDD Connector	J16_JERRY	01/07/2013
35		ETHERNET PHY (CAESAR IV)	J16_MAX	02/11/2013
36		Ethernet Support & Connector	J16_MAX	02/11/2013
37		SD READER CONNECTOR	J16_MAX	02/11/2013
38		Camera Controller	J16_MAX	02/11/2013
39		Camera Controller Support	J16_MAX	02/11/2013
40		Internal DP Support	J16_MAX	02/11/2013
41		Internal DP MUXing	J16_MAX	02/11/2013
42		EXTERNAL USB PORTS A & B	J16_KOBEKOFF	03/18/2013
43		EXTERNAL USB PORTS C & D	J16_KOBEKOFF	03/18/2013
44		SMC	J16_TONY	03/13/2013
45		SMC Support	J16_TONY	03/13/2013
46		SPI and Debug Connector	J16_TONY	03/13/2013
47		SMBus Connections	J16_TONY	03/13/2013
48		I and V Sense	J16_TONY	03/13/2013

Page	(.cna)	Contents	Sync	Date
49		I and V Sense(Continued)	J16_TONY	03/13/2013
50		Temperature Sensors	J16_FIVIN	01/11/2013
51		System Fan	J16_JERRY	01/07/2013
52		AUDIO: CODEC/REGULATORS	J16_DINK	03/07/2013
53		AUDIO: HEADPHONE AMP	J16_DINK	03/07/2013
54		AUDIO: LEFT SPKR AMP	J16_DINK	03/07/2013
55		AUDIO: RIGHT SPKR AMP	J16_DINK	03/07/2013
56		AUDIO: Jack, Mikey, CHS Switch	J16_DINK	03/07/2013
57		Audio: Spkr/Mic Conn.	J16_DINK	03/07/2013
58		AUDIO: Detects/Grounding	J16_DINK	03/07/2013
59		AUDIO: Speaker ID	J16_DINK	03/07/2013
60		Power Connectors / VReg G3Hot	J16_ROSSANA	03/04/2013
61		VReg CPU VCC Cntl	J16_ROSSANA	03/21/2013
62		VReg CPU VCC Phases	J16_ROSSANA	03/21/2013
63		VReg VDDQ S3	J16_ROSSANA	03/04/2013
64		VREG 1V05 S0 / 1V5 S0	J16_ROSSANA	03/04/2013
65		VReg 3.3V S5/SV S4	J16_ROSSANA	03/04/2013
66		LCD Backlight Driver (LP8561)	J16_LINDA	01/22/2013
67		FET-Controlled S0 and S4	J16_MAX	02/11/2013
68		PM Regulator Enables	J16_AARON	02/21/2013
69		PM Power Good	J16_AARON	02/21/2013
70		Power Aliases	J16_MAX	02/11/2013
71		Signal Aliases	J16_MAX	02/11/2013
72		Unused Signal Aliases	J16_MAX	02/11/2013
73		Functional / ICT Test	J16_MAX	02/11/2013
74		J16 RULE DEFINITIONS	J16_MLB	12/03/2012
75		DDR3 Constraints	J16_NICK	01/10/2013
76		CPU CONSTRAINTS	J16_NICK	01/10/2013
77		PCH PCIe/DMI Constaints	J16_NICK	01/10/2013
78		SATA/FDI/XDP Constraints	J16_NICK	01/10/2013
79		PCH and BR Constraints	J16_MLB	12/03/2012
80		USB/Ethernet/SD Constraints	J16_MLB	12/03/2012
81		SMBus/Sensor Constraints	J16_NICK	01/10/2013
82		VReg Constraints	J16_NICK	01/10/2013
83		CPU VReg Constraints	J16_ROSSANA	12/14/2012
84		Platform VReg Constraints	J16_ROSSANA	12/20/2012
85		TBT/DP Constraints	J16_MLB	12/03/2012
86		BLC Constraints	J16_MLB	12/03/2012

DRAWING TITLE		SCHEM,MLB IG,J16	
DRAWING NUMBER		051-0164	SIZE D
REVISION		12.4.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		PAGE 1 OF 123	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.		SHEET 1 OF 86	

8

7

6

5

4

3

2

1

Main BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
985-0052	PCBA,MLB_IG,DEV,J16	DEVELOPMENT,J16_DEVEL
639-4515	PCBA,MLB_IG,J16	J16,J16_COMMON,CPU:GOOD,SSD:Y,EEEE:FF3T
639-4704	PCBA,MLB_IG,BETTER,J16	J16,J16_COMMON,CPU:BETTER,SSD:Y,EEEE:FGWY
639-4705	PCBA,MLB_IG,CTO,J16	J16,J16_COMMON,CPU:CTO,SSD:Y,EEEE:FGYO

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7896	1	MLB LABEL,2D	EEEE_FF3T	CRITICAL	EEEE:FF3T
825-7896	1	MLB LABEL,2D	EEEE_FGYO	CRITICAL	EEEE:FGYO
825-7896	1	MLB LABEL,2D	EEEE_FGWY	CRITICAL	EEEE:FGWY

BOM Groups

BOM GROUP	BOM OPTIONS
J16_COMMON	COMMON,ALTERNATE,J16_COMMON1,J16_COMMON2,J16_PROGPARTS
J16_COMMON1	XDP,SPEAKERID,TBTHV:P12V,CPUVCC:3PHASE
J16_COMMON2	VDDQ:P1V35
J16_PROGPARTS	SMC:PROG,BOOTROM:PROG,T29ROM:PROG,CIVROM:PROG,CAMROM:PROG
J16_DEVEL	XDP_CONN,LPCPLUS,DDRVREF_DAC,DEVEL_SENSORS,DEVEL_AUDIO
DEVEL_SENSORS	AP_ISNS:Y,HDD_IVSNS:Y,TEMPSNSDEV
J16_PRODUCTION	AP_ISNS:N,HDD_IVSNS:N

ADD 'J16_PRODUCTION' AT REVA RELEASE

Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-0164	1	SCH,MLB_IG,J16	SCH	CRITICAL	J16
820-3588	1	PCBP,MLB_IG,J16	PCB	CRITICAL	J16

Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0147	377S0126		ALL	USB2 diodes
377S0155	377S0104		ALL	USB3 diodes
377S0124	377S0057		ALL	TVS
376S0975	376S1081		ALL	P/Nch dual FET
157S0084	157S0058		ALL	Enet magnetics
155S0578	155S0367		ALL	1200HM EMI BEAD
128S0368	128S0365		ALL	150UF AL POLY
138S0681	138S0638		ALL	Taiyo 10uf 805 alt
197S0479	197S0478		Y4200	12 MHz Cam. Xtal
341S3747	341S3735		U3990	Enet ROM
107S0251	107S0249		ALL	Sense resistor R5400,R5520,R5530
102S0880	102S0879		ALL	Sense resistor R5430
197S0481	197S0480		ALL	25MHz Xtal
138S0860	138S0775		ALL	Single-source 1uF 402
138S0859	138S0788		ALL	Single-source 10uF
138S0706	138S0739		ALL	Single-source 1uF 201

CPUs


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4515	1	CPU,QUAD,EEU2.CO.2.70,65W,4+3.1.15,4M,8BA	U0500	CRITICAL	CPU:GOOD
337S4516	1	CPU,QUAD,EEU2.CO.3.00,65W,4+3.1.13,4M,8BA	U0500	CRITICAL	CPU:BETTER
337S4517	1	CPU,QUAD,EEU2.CO.3.20,65W,4+3.1.3.6M,8BA	U0500	CRITICAL	CPU:CTO

ASIC Parts


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4483	1	LINK POINT MODULE,C1.Q5.QE99.FCBGA695	U1100	CRITICAL	
338S1113	1	IC,TWT,CR-4C,B1.PRO,CIO,288 12X12 FC-CP	U2800	CRITICAL	
343S0616	1	IC,BCM57766A,CIV+,A0,8XB	U3900	CRITICAL	
353S3908	1	IC,LP8561,LED BLAT CTRL,LLP24,80-F	U8100	CRITICAL	

Programmable Parts


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S3783	1	IC,EPI,V0039,J16	U5210	CRITICAL	BOOTROM:PROG
335S0807	1	IC,64 MBIT SPI SERIAL FLASH	U5210	CRITICAL	BOOTROM:BLANK
341S3781	1	IC,SMC,PROGRMD,V2.12A30,J16	U5000	CRITICAL	SMC:PROG
338S1159	1	IC,SMC12-A3,40MHZ/SOMIPS,SCPL.FW.1578CA	U5000	CRITICAL	SMC:BLANK
341S3734	1	IC,EEPROM,CR.V16.2,J16	U2890	CRITICAL	T29ROM:PROG
335S0865	1	IC,EEPROM,SERIAL,256KB,MLP8	U2890	CRITICAL	T29ROM:BLANK
341S3735	1	IC,ENET SPI ROM,NONMIX.V1.13.D7/D7I	U3990	CRITICAL	CIVROM:PROG
335S0862	1	IC,SERIAL FLASH,2MBIT,2.7V,REV F	U3990	CRITICAL	CIVROM:BLANK
341S3778	1	IC,CAMERA,FLASH,V7229,J16	U4202	CRITICAL	CAMROM:PROG
335S0852	1	IC,FLASH,SPI,1MBIT,3V3	U4202	CRITICAL	CAMROM:BLANK

SYNC MASTER=J16 DINI		SYNC DATE=01/29/2013	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	2 OF 123
		SHEET	2 OF 86


S5 Led




ALL_SYS_PWRGD Led




GPU GOOD Led




VIDEO ON Led




SYNC MASTER=J16 MAX		SYNC DATE=02/11/2013	
PAGE TITLE			
DEBUG LEDS			
 Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	3 OF 123
		SHEET	3 OF 86

CPU HEATSINK MOUNTING FEATURES




HEATSINK STABILITY MOUNTING FEATURES
(860-1532)




Rear Cover

998-4559 (Plated holes, 4mm inner diameter, 8mm pad)
998-5089 (ZH0414) near BLC has slightly larger hole to allow for grommet




WIRELESS CARD MTG HOLES


998-4560 (Plated holes, 2.3mm inner diameter, 4.3mm pad)



SSD STANDOFF
APN: 860-1624



SYNC MASTER=J16 MAX		SYNC DATE=02/11/2013	
PAGE TITLE Holes/PD parts			
DRAWING NUMBER 051-0164		SIZE D	
REVISION 12.4.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 4 OF 123		SHEET 4 OF 86	



Port D pins out of order to match Intel symbol.


CPU Daisy-Chain Strategy:
 Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.

- RSVD132 AN35 X NC
- RSVD133 AN37 X NC
- RSVD134 AP9 X NC
- RSVD135 AE9 X NC
- RSVD136 Q14 X NC
- RSVD137 Q17 X NC
- RSVD138 AD45 X NC
- RSVD139 AG45 X NC

SYNC MASTER=J16 DINI		SYNC DATE=01/14/2013	
PAGE TITLE			
CPU DMI/PEG/FDI/RSVD			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	5 OF 123
		SHEET	5 OF 86

D

D



C


C

B

B

CFG [7] :PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER XRESETB 0 = WAIT FOR BIOS
 CFG [6:5] :PCIe BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
 CFG [4] :eOP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
 CFG [3] :PCIe x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
 CFG [2] :PCIe x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED


These can be placed close to J1800 and only for debug access



NOTE: Pre-ES2 CPUs have issue with Sx cycling, must set CFG<9> low to avoid issue, but this locks CPU VR at 1.7V Vboot (CPU Sighting #4391569).

A

A



BOM GROUP	BOM OPTIONS
CPUPEG:X16	
CPUPEG:X8X8	CPUCFG5_PD
CPUPEG:X8X4X4	CPUCFG6_PD, CPUCFG5_PD

SYNC MASTER=J16 DINI SYNC DATE=01/14/2013

CPU Clock/Misc/JTAG/CFG


Apple Inc.

DRAWING NUMBER: 051-0164 SIZE: D


REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 6 OF 123 SHEET: 6 OF 86



SYNC MASTER=116 DINI SYNC DATE=01/14/2013
 PAGE TITLE CPU DDR3 Interfaces
 DRAWING NUMBER 051-0164 SIZE D
 REVISION 12.4.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH
 PAGE 7 OF 123
 SHEET 7 OF 86



NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.

61 18 10 6 5 PPVCCIO_S0_CPU
 Max load: 300mA
 MIN_LINE_WIDTH=0.4 mm
 MIN_NECK_WIDTH=0.2 mm
 VOLTAGE=1.05V


5 PPVCOMP_S0_CPU
 Max load: 300mA
 MIN_LINE_WIDTH=0.4 mm
 MIN_NECK_WIDTH=0.2 mm
 VOLTAGE=1.05V

R0802.2: PLACE_NEAR=U0500.J50:2.54mm
 R0810.2: PLACE_NEAR=U0500.J53:38mm
 R0800.2: PLACE_NEAR=R0810.1:2.54mm

Connections would be required for 2014 CPU support.

FC_D5 D5 TP CPU FC VCCST
 FC_D3 D3 TP CPU FC VCCST PWRGD

SYMC MASTER=116 DINT		SYMC DATE=01/14/2013	
PAGE TITLE			
CPU Power		DRAWING NUMBER	SIZE
Apple Inc.		051-0164	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		12.4.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	8 OF 123
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	8 OF 86
IV ALL RIGHTS RESERVED			




SYNC MASTER=116 D1N1		SYNC DATE=01/14/2013	
PAGE TITLE			
CPU Ground		DRAWING NUMBER	SIZE
Apple Inc.		051-0164	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		12.4.0	
		PAGE	9 OF 123
		SHEET	9 OF 86

CPU VCORE Decoupling

Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge), 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)
Apple Implementation: 9x 210uF 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402


PLACEMENT_NOTE (C1000-C1019):

Place on bottom side of U0500




PLACEMENT_NOTE (C1020-C1023):

Place near U0500 on bottom side




PLACEMENT_NOTE (C1024-C1045):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1046-C1067):

Place near inductors on bottom side.




BULK CAPS ON REGULATOR PAGE

CPU VDDQ Decoupling

Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT_NOTE (C1080-C1089):

Place on bottom side of U0800



PLACEMENT_NOTE (C1090-C1097):

Place near U0500 on bottom side




BULK CAPS ON REGULATOR PAGE

CPU VCCIO Decoupling

Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)
Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)


PLACEMENT_NOTE (C1079):

Place near U0500 on bottom side



NOTE: Intel decoupling recommendations from Shark Bay Mobile Platform Power Delivery Design Guide (doc #487822, Rev 0.8 dated January 2012), Section 5.

SYNC MASTER=J16 DINI		SYNC DATE=01/14/2013	
PAGE TITLE			
CPU Decoupling			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	10 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	10 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks. PEG-attached (CPU) PCIe devices must use one set, while PCH-attached PCIe devices use the other set. If 2 or less devices are attached to PEG the CLKOUT_PEG outputs can be used for those devices.

Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
 Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
 If HDA = S0, must also ensure that signal cannot be high in S3.

SATA Port assignments:
 PRIMARY HDD

SSD


SYNC MASTER=116 KENNY SYNC DATE=01/21/2013
 PAGE 11/116

PCH RTC/HDA/JTAG/SATA/CLK


Apple Inc. DRAWING NUMBER 051-0164 SIZE D
 REVISION 12.4.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH PAGE SHEET
 11 OF 123 11 OF 86



SYNC MASTER=J16 KENNY		SYNC DATE=01/21/2013	
PAGE TITLE			
PCH DMI/FDI/PM/GFX/PCI			
Apple Inc.		DRAWING NUMBER	051-0164
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	12.4.0
		PAGE	12 OF 123
		SHEET	12 OF 86



SYNC MASTER=J16 KENNY SYNC DATE=01/21/2013

PAGE TITLE: PCH PCI-E/USB

DRAWING NUMBER: 051-0164 SIZE: D


REVISION: 12.4.0

BRANCH:

PAGE: 13 OF 123

SHEET: 13 OF 86


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED



OMIT_TABLE


U1100	LYNXPOINT MOBILE PCBGA (6 OF 11)
-------	----------------------------------


SYNC MASTER=J16 KENNY		SYNC DATE=03/07/2013	
PAGE TITLE			
PCH GPIO/MISC/NCTF			
		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	14 OF 123
		SHEET	14 OF 86




Current data from LPT EDS (doc #486708, Rev 1.0).


SYNC MASTER=J16 KENNY		SYNC DATE=01/21/2013	
PAGE TITLE			
PCH Power		DRAWING NUMBER	SIZE
Apple Inc.		051-0164	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		12.4.0	
		PAGE	SHEET
		15 OF 123	15 OF 86




SYNC MASTER=116 KENNY		SYNC DATE=01/21/2013	
PAGE TITLE			
PCH Grounds			
 Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	16 OF 123
		SHEET	16 OF 86



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	1	RES,FP,0 OHM,(020OHM MAX),2A,0603	L1790		




SYNC MASTER=116 KENNY SYNC DATE=01/21/2013
 PAGE TITLE
PCH DECOUPLING
 Apple Inc.
 DRAWING NUMBER: 051-0164 SIZE: D
 REVISION: 12.4.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH: 17 OF 123
 SHEET: 17 OF 86




Extra BPM Testpoints

78 6	TP1802	XDP BPM L<2>
78 6	TP1803	XDP BPM L<3>
78 6	TP1804	XDP BPM L<4>
78 6	TP1805	XDP BPM L<5>
78 6	TP1806	XDP BPM L<6>
78 6	TP1807	XDP BPM L<7>




PCH SIGNALS		XDP SIGNALS		
42 13	USB_EXTC_OC_L	R1890	SHORT 1	XDP_DA0_USB_EXTC_OC_L
42 13	USB_EXTC_OC_L	R1893	SHORT 1	XDP_DA1_USB_EXTC_OC_L
13	PCH_GPIO41	R1894	SHORT 1	XDP_DA2_PCH_GPIO41
13	PCH_GPIO42	R1895	SHORT 1	XDP_DA3_PCH_GPIO42
42 13	USB_EXTB_OC_L	R1880	SHORT 1	XDP_DB0_USB_EXTB_OC_L
42 13	USB_EXTD_OC_L	R1881	SHORT 1	XDP_DB1_USB_EXTD_OC_L
13	PCH_GPIO10	R1896	SHORT 1	XDP_DB2_PCH_GPIO10
37 13	SDCONN_STATE_CHANGE	R1897	SHORT 1	XDP_DB3_SDCONN_STATE_CHANGE_L
29 11	DP_AUXIO_EN	R1872	SHORT 1	XDP_DC0_DP_AUXCH_ISOL_L
11	SATARDRV_EN	R1873	SHORT 1	XDP_DC1_SATARDRV_EN
14	PCH_GPIO36	R1874	SHORT 1	XDP_DC2_PCH_GPIO36
20 14	JTAG_ISP_TCK	R1875	SHORT 1	XDP_DC3_JTAG_ISP_TCK
14	PCH_GPIO16	R1878	SHORT 1	XDP_DD0_PCH_GPIO16
14	PCH_GPIO49	R1879	SHORT 1	XDP_DD1_PCH_GPIO49
35 11	ENET_CLKREQ_L	R1882	SHORT 1	XDP_DD2_ENET_CLKREQ_L
32 11	AP_CLKREQ_L	R1883	SHORT 1	XDP_DD3_AP_CLKREQ_L
67 14	HDD_PWR_EN	R1886	SHORT 1	XDP_FC0_HDD_PWR_EN
14 3	GPU_GOOD	R1887	SHORT 1	XDP_FC1_GPU_GOOD


PCH/XDP Signal Isolation Notes:
 'Output' non-XDP signals require pulls.
 'Output' PCH/XDP signals require pulls.
 R187x and R189x should be placed where signal path needs to split between route from PCH to J1850 and path to non-XDP signal destination (to minimize stub).



PCH Micro2-XDP



CPU-PCH JTAG Chain Support




Apple Inc. CPU & PCH XDP


DRAWING NUMBER: 051-0164
 REVISION: 12.4.0
 SHEET: 18 OF 86

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


System 25MHz Clock Generator




PCH Reset Button




RTC Power Sources



PCH RTC Crystal




Clock series termination




PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting.







SYNC MASTER=116 KENNY		SYNC DATE=01/21/2013	
PAGE TITLE			
Chipset Support		DRAWING NUMBER	SIZE
Apple Inc.		051-0164	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		12.4.0	
		PAGE	SHEET
		19 OF 123	19 OF 86


Platform Reset Connections



GPIO Glitch Prevention



JTAG GPIO Isolation due to glitch in and out of sleep
 NOTE: TCK from PCH is Push-Pull CMOS
 NOTE: TMS/TDI from PCH is Open Drain
 NOTE: TDO from CR is Push-Pull CMOS



SYNC MASTER=J16 KENNY		SYNC DATE=01/21/2013	
Project Chipset Support			
Apple Inc.		DRAWING NUMBER	051-0164
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	12.4.0
		PAGE	20 OF 123
		SHEET	20 OF 86


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.

WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.


WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

```
MEMVTT_EN = PLT_RESET_L * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L
```





MEM S0 "PGOOD" FOR CPU

PM_MEM_PWRGD pull-up to CPU VTT rail is on CPU page
 PM_MEM_PWRGD MUST ASSERT MIN 100 NS AFTER MEM_VDDQ RAMPs 80%
 THIS IS GUARANTEED BY THE 2 V/MS RAMP RATE OF THE FET



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	1	CPU_MEM_RESET_L	1
to	1	0	1	1	1	1
2	0	0	1	1	1	0
3	0	0	0	X	1	0
S3	4	0	1	X	1	0
to	5	0	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	1	CPU_MEM_RESET_L	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must de-assert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=j16 NICK SYNC DATE=12/11/2012

CPU Memory S3 Support

Apple Inc.

DRAWING NUMBER: 051-0164 SIZE: D

REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 21 OF 123 SHEET: 21 OF 86

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:


- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during S3




NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure ISOLATE_CPU_MEM_L is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



NOTE: MEMVREG and FRAMEBUF share a DAC output, cannot enable both at the same time!

RST* on 'platform reset' so that system watchdog will disable margining.


NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	0.750V (DAC: 0x3A = 0.747mV)	0.675V (DAC: 0x34 = 0.670mV)	1.500V (DAC: 0x74 = 1.495V)	1.343V (DAC: 0x68 = 1.341V)	
Margined target:	0.300V - 1.200V (+/- 450mV)	0.275V - 1.075V (+/- 400mV)	1.200V - 1.800V (+/- 300mV)	0.950V - 1.750V (+/- 400mV)	
DAC range:	0.000V - 1.508V (0x00 - 0x75)	0.000V - 1.354V (0x00 - 0x69)	0.000V - 3.004V (0x00 - 0xE9)	0.000V - 2.707V (0x00 - 0xD2)	
Margined range:	0.299V - 1.206V (+/- 453mV)	0.269V - 1.083V (+/- 406mV)	1.199V - 1.801V (+/- 301mV)	0.932V - 1.760V (+/- 414mV)	
Vref current:	+901uA - -911uA (- = sourced)	+811uA - -816uA (- = sourced)	+36uA - -36uA (- = sourced)	+28uA - -29uA (- = sourced)	
DAC step size:	7.68mV / step @ output	7.67mV / step @ output	2.575mV / step @ output	3.923mV / step @ output	


NOTE: DDR3 assumes TPS51916 supply with 10.0k/49.9k divider
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

VRef Dividers

Always used, regardless of margining option.




SYNC MASTER=J16 NICK SYNC DATE=01/10/2013
 PAGE TITLE
DDR3 VREF MARGINING
 Apple Inc.
 DRAWING NUMBER: 051-0164 SIZE: D
 REVISION: 12.4.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH: 22 OF 123
 SHEET: 22 OF 86



DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

PAGE TITLE		SYNC DATE=01/10/2013	
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	23 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	23 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=J16 NICK		SYNC DATE=01/10/2013	
PAGE TITLE			
DDR3 SO-DIMM CONNECTOR B			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	25 OF 123
		SHEET	24 OF 86

THERE ARE NO PIN SWAPS

	8	7	6	5	4	3	2	1
	MEM_A_DQS_N<0> MEM_A_DQS_P<0>	MEM_A_DQS_N<0> MEM_A_DQS_P<0>	MEM_B_DQS_N<0> MEM_B_DQS_P<0>	MEM_B_DQS_N<0> MEM_B_DQS_P<0>				
	MEM_A_DQ<7> MEM_A_DQ<6> MEM_A_DQ<5> MEM_A_DQ<4> MEM_A_DQ<3> MEM_A_DQ<2> MEM_A_DQ<1> MEM_A_DQ<0>	MEM_A_DQ<7> MEM_A_DQ<6> MEM_A_DQ<5> MEM_A_DQ<4> MEM_A_DQ<3> MEM_A_DQ<2> MEM_A_DQ<1> MEM_A_DQ<0>	MEM_B_DQ<7> MEM_B_DQ<6> MEM_B_DQ<5> MEM_B_DQ<4> MEM_B_DQ<3> MEM_B_DQ<2> MEM_B_DQ<1> MEM_B_DQ<0>	MEM_B_DQ<7> MEM_B_DQ<6> MEM_B_DQ<5> MEM_B_DQ<4> MEM_B_DQ<3> MEM_B_DQ<2> MEM_B_DQ<1> MEM_B_DQ<0>				
	MEM_A_DQS_N<1> MEM_A_DQS_P<1>	MEM_A_DQS_N<1> MEM_A_DQS_P<1>	MEM_B_DQS_N<1> MEM_B_DQS_P<1>	MEM_B_DQS_N<1> MEM_B_DQS_P<1>				
	MEM_A_DQ<15> MEM_A_DQ<14> MEM_A_DQ<13> MEM_A_DQ<12> MEM_A_DQ<11> MEM_A_DQ<10> MEM_A_DQ<9> MEM_A_DQ<8>	MEM_A_DQ<15> MEM_A_DQ<14> MEM_A_DQ<13> MEM_A_DQ<12> MEM_A_DQ<11> MEM_A_DQ<10> MEM_A_DQ<9> MEM_A_DQ<8>	MEM_B_DQ<15> MEM_B_DQ<14> MEM_B_DQ<13> MEM_B_DQ<12> MEM_B_DQ<11> MEM_B_DQ<10> MEM_B_DQ<9> MEM_B_DQ<8>	MEM_B_DQ<15> MEM_B_DQ<14> MEM_B_DQ<13> MEM_B_DQ<12> MEM_B_DQ<11> MEM_B_DQ<10> MEM_B_DQ<9> MEM_B_DQ<8>				
	MEM_A_DQS_N<2> MEM_A_DQS_P<2>	MEM_A_DQS_N<2> MEM_A_DQS_P<2>	MEM_B_DQS_N<2> MEM_B_DQS_P<2>	MEM_B_DQS_N<2> MEM_B_DQS_P<2>				
	MEM_A_DQ<23> MEM_A_DQ<22> MEM_A_DQ<21> MEM_A_DQ<20> MEM_A_DQ<19> MEM_A_DQ<18> MEM_A_DQ<17> MEM_A_DQ<16>	MEM_A_DQ<23> MEM_A_DQ<22> MEM_A_DQ<21> MEM_A_DQ<20> MEM_A_DQ<19> MEM_A_DQ<18> MEM_A_DQ<17> MEM_A_DQ<16>	MEM_B_DQ<23> MEM_B_DQ<22> MEM_B_DQ<21> MEM_B_DQ<20> MEM_B_DQ<19> MEM_B_DQ<18> MEM_B_DQ<17> MEM_B_DQ<16>	MEM_B_DQ<23> MEM_B_DQ<22> MEM_B_DQ<21> MEM_B_DQ<20> MEM_B_DQ<19> MEM_B_DQ<18> MEM_B_DQ<17> MEM_B_DQ<16>				
	MEM_A_DQS_N<3> MEM_A_DQS_P<3>	MEM_A_DQS_N<3> MEM_A_DQS_P<3>	MEM_B_DQS_N<3> MEM_B_DQS_P<3>	MEM_B_DQS_N<3> MEM_B_DQS_P<3>				
	MEM_A_DQ<31> MEM_A_DQ<30> MEM_A_DQ<29> MEM_A_DQ<28> MEM_A_DQ<27> MEM_A_DQ<26> MEM_A_DQ<25> MEM_A_DQ<24>	MEM_A_DQ<31> MEM_A_DQ<30> MEM_A_DQ<29> MEM_A_DQ<28> MEM_A_DQ<27> MEM_A_DQ<26> MEM_A_DQ<25> MEM_A_DQ<24>	MEM_B_DQ<31> MEM_B_DQ<30> MEM_B_DQ<29> MEM_B_DQ<28> MEM_B_DQ<27> MEM_B_DQ<26> MEM_B_DQ<25> MEM_B_DQ<24>	MEM_B_DQ<31> MEM_B_DQ<30> MEM_B_DQ<29> MEM_B_DQ<28> MEM_B_DQ<27> MEM_B_DQ<26> MEM_B_DQ<25> MEM_B_DQ<24>				
	MEM_A_DQS_N<4> MEM_A_DQS_P<4>	MEM_A_DQS_N<4> MEM_A_DQS_P<4>	MEM_B_DQS_N<4> MEM_B_DQS_P<4>	MEM_B_DQS_N<4> MEM_B_DQS_P<4>				
	MEM_A_DQ<39> MEM_A_DQ<38> MEM_A_DQ<37> MEM_A_DQ<36> MEM_A_DQ<35> MEM_A_DQ<34> MEM_A_DQ<33> MEM_A_DQ<32>	MEM_A_DQ<39> MEM_A_DQ<38> MEM_A_DQ<37> MEM_A_DQ<36> MEM_A_DQ<35> MEM_A_DQ<34> MEM_A_DQ<33> MEM_A_DQ<32>	MEM_B_DQ<39> MEM_B_DQ<38> MEM_B_DQ<37> MEM_B_DQ<36> MEM_B_DQ<35> MEM_B_DQ<34> MEM_B_DQ<33> MEM_B_DQ<32>	MEM_B_DQ<39> MEM_B_DQ<38> MEM_B_DQ<37> MEM_B_DQ<36> MEM_B_DQ<35> MEM_B_DQ<34> MEM_B_DQ<33> MEM_B_DQ<32>				
	MEM_A_DQS_N<5> MEM_A_DQS_P<5>	MEM_A_DQS_N<5> MEM_A_DQS_P<5>	MEM_B_DQS_N<5> MEM_B_DQS_P<5>	MEM_B_DQS_N<5> MEM_B_DQS_P<5>				
	MEM_A_DQ<47> MEM_A_DQ<46> MEM_A_DQ<45> MEM_A_DQ<44> MEM_A_DQ<43> MEM_A_DQ<42> MEM_A_DQ<41> MEM_A_DQ<40>	MEM_A_DQ<47> MEM_A_DQ<46> MEM_A_DQ<45> MEM_A_DQ<44> MEM_A_DQ<43> MEM_A_DQ<42> MEM_A_DQ<41> MEM_A_DQ<40>	MEM_B_DQ<47> MEM_B_DQ<46> MEM_B_DQ<45> MEM_B_DQ<44> MEM_B_DQ<43> MEM_B_DQ<42> MEM_B_DQ<41> MEM_B_DQ<40>	MEM_B_DQ<47> MEM_B_DQ<46> MEM_B_DQ<45> MEM_B_DQ<44> MEM_B_DQ<43> MEM_B_DQ<42> MEM_B_DQ<41> MEM_B_DQ<40>				
	MEM_A_DQS_N<6> MEM_A_DQS_P<6>	MEM_A_DQS_N<6> MEM_A_DQS_P<6>	MEM_B_DQS_N<6> MEM_B_DQS_P<6>	MEM_B_DQS_N<6> MEM_B_DQS_P<6>				
	MEM_A_DQ<55> MEM_A_DQ<54> MEM_A_DQ<53> MEM_A_DQ<52> MEM_A_DQ<51> MEM_A_DQ<50> MEM_A_DQ<49> MEM_A_DQ<48>	MEM_A_DQ<55> MEM_A_DQ<54> MEM_A_DQ<53> MEM_A_DQ<52> MEM_A_DQ<51> MEM_A_DQ<50> MEM_A_DQ<49> MEM_A_DQ<48>	MEM_B_DQ<55> MEM_B_DQ<54> MEM_B_DQ<53> MEM_B_DQ<52> MEM_B_DQ<51> MEM_B_DQ<50> MEM_B_DQ<49> MEM_B_DQ<48>	MEM_B_DQ<55> MEM_B_DQ<54> MEM_B_DQ<53> MEM_B_DQ<52> MEM_B_DQ<51> MEM_B_DQ<50> MEM_B_DQ<49> MEM_B_DQ<48>				
	MEM_A_DQS_N<7> MEM_A_DQS_P<7>	MEM_A_DQS_N<7> MEM_A_DQS_P<7>	MEM_B_DQS_N<7> MEM_B_DQS_P<7>	MEM_B_DQS_N<7> MEM_B_DQS_P<7>				
	MEM_A_DQ<63> MEM_A_DQ<62> MEM_A_DQ<61> MEM_A_DQ<60> MEM_A_DQ<59> MEM_A_DQ<58> MEM_A_DQ<57> MEM_A_DQ<56>	MEM_A_DQ<63> MEM_A_DQ<62> MEM_A_DQ<61> MEM_A_DQ<60> MEM_A_DQ<59> MEM_A_DQ<58> MEM_A_DQ<57> MEM_A_DQ<56>	MEM_B_DQ<63> MEM_B_DQ<62> MEM_B_DQ<61> MEM_B_DQ<60> MEM_B_DQ<59> MEM_B_DQ<58> MEM_B_DQ<57> MEM_B_DQ<56>	MEM_B_DQ<63> MEM_B_DQ<62> MEM_B_DQ<61> MEM_B_DQ<60> MEM_B_DQ<59> MEM_B_DQ<58> MEM_B_DQ<57> MEM_B_DQ<56>				

SYNC MASTER=J16 NICK		SYNC DATE=01/10/2013	
PAGE TITLE			
DDR3 ALIASES AND BITSWAPS			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	27 OF 123
		SHEET	25 OF 86



CRITICAL
 OMIT_TABLE
 U2800
 CACTUSBRIDGE4C
 PCBGA
 (SYM 1 OF 2)
PCIE GEN2

MISC

DISPLAYPORT

PORTS


NOTE: The following pins require testpoints:
 0 - GPIO_13
 1 - GPIO_1
 2 - GPIO_2
 3 - GPIO_3
 4 - GPIO_5
 5 - PCIE_RST_1_N
 6 - PCIE_RST_2_N
 7 - PCIE_RST_3_N
 8 - GPIO_15
 9 - GPIO_11
 10 - GPIO_14
 11 - GPIO_0
 12 - GPIO_12
 13 - GPIO_10
 14 - PB_LSTX
 15 - PB_LSRX

SNK0 AC Coupling

SNK1 AC Coupling

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.

SYNC MASTER=J16 MAX		SYNC DATE=02/11/2013	
Thunderbolt Host (1 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-0164	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		12.4.0	
I I NOT TO REPRODUCE OR COPY IT		PAGE	
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28 OF 123	
I V ALL RIGHTS RESERVED		SHEET	
		26 OF 86	



70 =PP1V05 TBTLIC RTR
 ??? mW (Single Port)
 250 mW (Dual Port)
 EDP: 1000 mA

=PP1V05 TBTLIC RTR 70
 ??? mW (Single-Port)
 2700 mW (Dual-Port)
 EDP: 3000 mA

=PP3V3 TBTLIC RTR 26 28 70
 ??? mW (Single-Port)
 250 mW (Dual-Port)
 EDP: 240 mA

=PP3V3 S4 TBT 26 28 29 30 68 70
 EDP: 10 mA

EDP current / power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=J16 MAX		SYNC DATE=02/11/2013	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		29 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		27 OF 86	
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:

- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP15V_TBT_REG (15V Boost Output)
- =PP3V3_TBT_P3V3TBTFFET (3.3V FET Input)
- =PP3V3_TBT_FET (3.3V FET Output)
- =PP3V3_S0_TBTFWCTRL
- =PP1V05_TBT_P1V05TBTFFET (1.05V FET Input)
- =PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:

- =TBT_CLKREQ_L
- =TBT_RESET_L


BOM options provided by this page:

TBTBST:Y - Stuffs 15V boost circuitry.


Supervisor & CLKREQ# Isolation



3.3V TBT "LC" Switch




1.05V TBT "LC" Switch




TBT "POC" Power-up Reset

Intel investigating whether RC is sufficient.



1.05V TBT "CIO" Switch



SYNC MASTER=J16 MAX SYNC DATE=02/11/2013

Thunderbolt Power Support

Apple Inc.

DRAWING NUMBER: 051-0164 SIZE: D

REVISION: 12.4.0

BRANCH:

PAGE: 30 OF 123


SHEET: 28 OF 86

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
311S0596	311S0593		ALL	TI Alternate
128S0398	128S0220		ALL	3.3V INPUT CAP



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES, MTL, FILM, 1/16W, 17.8K, 1, 0402, SMD, LF	R3210, R3213		TBTHV:P12V
114S0338	2	RES, MTL, FILM, 1/16W, 17.8K, 1, 0402, SMD, LF	R3211, R3214		TBTHV:P12V


	Nominal	Min	Max
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

Thunderbolt Connector A



SYNC MASTER=J16 MAX SYNC DATE=02/11/2013

Thunderbolt Connector A

Apple Inc.

DRAWING NUMBER: 051-0164 SIZE: D


REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 32 OF 123
SHEET: 29 OF 86

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R3310,R3313		TBTHV:P12V
114S0338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R3311,R3314		TBTHV:P12V

	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V


SYNC MASTER=J16 MAX SYNC DATE=02/11/2013

Thunderbolt Connector B

Apple Inc.

DRAWING NUMBER	051-0164	SIZE	D
REVISION	12.4.0	BRANCH	
PAGE	33 OF 123	SHEET	30 OF 86

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED





Dual-Port Host DDC Crossbar




SYNC MASTER=J16 MAX		SYNC DATE=02/11/2013	
PAGE TITLE			
TBT DDC Crossbar			
		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	34 OF 123
		SHEET	31 OF 86
		SIZE	D

AIRPORT BLUETOOTH


AP & BT Load Switch	
SWITCH	TPS22924B
CHANNEL	N-TYPE
WIRE(EN)	18.4 MCHM @3.3V
LOADING	2 A (RDP)



Supervisor & CLKREQ# Isolation
 Delay = 130 ms +/- 20%



PAGE TITLE		SYNC DATE=01/11/2013	
AIRPORT/BT			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-0164	D
		REVISION	
		BRANCH	
		PAGE	35 OF 123
		SHEET	32 OF 86



HDD SIGNAL CONNECTOR


SATA Activity LED

GS3 SSD


SYNC MASTER=J16 JERRY		SYNC DATE=01/07/2013	
PAGE TITLE			
SATA/SSD Connectors			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 123
		SHEET	33 OF 86

HDD POWER/OOB CONNECTOR

HDD Out-of-Band Temperature Sensing




SYNC MASTER=J16 JERRY		SYNC DATE=01/07/2013	
HDD Connector			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 123
		SHEET	34 OF 86



BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
 If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
 If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
 Special Star routing needed on these pins. Decoupling on Pg 37.

LR_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O.
 Connect only to U3900 pin 20.

PHY Non-Volatile Memory
 ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Avoids need for EFI to program at startup. (Required ROM size 1 Mbit)



ENET_CR Signals


BCM requests SD CR[0:7], CMD, CLK termination. PLACEMENT_NOTE=PLACE R3961 NEAR U3900

ENET_SR_DISABLE
 If ENET switching regulator is used, this pin should have a 1k pull-down to GND PLACEMENT_NOTE=PLACE R3979 NEAR U3900


PLACEMENT_NOTE=PLACE R3971 NEAR U3900
PLACEMENT_NOTE=PLACE R3972 NEAR U3900
PLACEMENT_NOTE=PLACE R3973 NEAR U3900
PLACEMENT_NOTE=PLACE R3974 NEAR U3900
PLACEMENT_NOTE=PLACE R3975 NEAR U3900
PLACEMENT_NOTE=PLACE R3976 NEAR U3900
PLACEMENT_NOTE=PLACE R3977 NEAR U3900
PLACEMENT_NOTE=PLACE R3978 NEAR U3900

SYNC MASTER=J16 MAX		SYNC DATE=02/11/2013	
PAGE TITLE			
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	39 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CAESAR IV 1.2V INT.VR CMPTS




ENET Enable Generation







3.3V ENET FET

CRITICAL Q4020 NTR4101P SOT-23-HF

CAESAR IV ACTIVITY LED




CAESAR IV WAKE# ISOLATION




SYNC MASTER=J16 MAX		SYNC DATE=02/11/2013	
Ethernet Support & Connector			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


SD CARD 3.3V OVERCURRENT PROTECTION CHIP



J16:516-0249 / J17:512-0038
SD CARD CONNECTOR




SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.




SYNC MASTER=J16 MAX		SYNC DATE=02/11/2013	
SD READER CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	41 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	37 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

USB CAMERA CONTROLLER




Camera/ALS/DMIC connector


APN:518S0879







SERIAL FLASH



CRYSTAL



PAGE TITLE		SYNC DATE=02/11/2013	
Camera Controller		DRAWING NUMBER	051-0164
Apple Inc.		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	42 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	38 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		DRAWING NUMBER		SIZE	
Camera Controller Support		051-0164		D	
Apple Inc.		REVISION		12.4.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		43 OF 123	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		39 OF 86	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

D

D

C

C

B


B

A

A


Internal DP Connector

518S0829
CRITICAL
J4400
20525-130E-01
P-RT-5M



Backlight Control

Delay applies only on a L->H transition on VIDEO_ON. This guarantees video is valid before the backlight is enabled. On a H->L transition, output follows with standard logic propagation delay. This ensures the backlight is off immediately after loss of video.





SYNC MASTER=J16 MAX		SYNC DATE=02/11/2013	
Internal DP Support			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	44 OF 123
		SHEET	40 OF 86

TP to DP aliases


24	TP_DP_TBTSRC_ML_CP<0>	==	DP_TBTSRC_ML_P<0>	41 85
24	TP_DP_TBTSRC_ML_CN<0>	==	DP_TBTSRC_ML_N<0>	41 85
24	TP_DP_TBTSRC_ML_CP<1>	==	DP_TBTSRC_ML_P<1>	41 85
24	TP_DP_TBTSRC_ML_CN<1>	==	DP_TBTSRC_ML_N<1>	41 85
24	TP_DP_TBTSRC_AUXCH_CP	==	DP_TBTSRC_AUXCH_P	41 85
24	TP_DP_TBTSRC_AUXCH_CN	==	DP_TBTSRC_AUXCH_N	41 85

NC aliases


24	TP_DP_TBTSRC_ML_CP<2>	==	NC_DP_TBTSRC_ML_P<2>	
24	TP_DP_TBTSRC_ML_CN<2>	==	NC_DP_TBTSRC_ML_N<2>	
24	TP_DP_TBTSRC_ML_CP<3>	==	NC_DP_TBTSRC_ML_P<3>	
24	TP_DP_TBTSRC_ML_CN<3>	==	NC_DP_TBTSRC_ML_N<3>	
71	DP_INT_ML_P<2>	==	NC_DP_INT_ML_P<2>	
71	DP_INT_ML_N<2>	==	NC_DP_INT_ML_N<2>	
71	DP_INT_ML_P<3>	==	NC_DP_INT_ML_P<3>	
71	DP_INT_ML_N<3>	==	NC_DP_INT_ML_N<3>	



SYNC MASTER=J16 MAX		SYNC DATE=02/11/2013	
Internal DP MUXing			
Apple Inc.		DRAWING NUMBER	051-0164
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	12.4.0
		PAGE	45 OF 123
		SHEET	41 OF 86




SYNC MASTER=J16 ROSECOFF		SYNC DATE=03/18/2013	
EXTERNAL USB PORTS A & B			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J16 ROSECOFF		SYNC DATE=03/18/2013	
EXTERNAL USB PORTS C & D			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SYNC MASTER=J16 TONY SYNC DATE=03/13/2013

Apple Inc.


DRAWING NUMBER: 051-0164 SIZE: D

REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 50 OF 123 SHEET: 44 OF 86

SMC Supervisor and AVREF Supply




Note: IPU are pulled to VIN rail


SMC Controlled RTC Reset



Comparator Reference




SMC control for AirPort power



Note:
Open-drain stage on S4 to account case when SMC is initializing in S5, and chip is not yet configured, and ACDC_BURST_EN_L could be floating.

AC/DC Burst Mode Enable



ADC Channel Aliases

44 SMC_ADC0	=	VSNS_P12VG3H	48 81
44 SMC_ADC1	=	ISNS_P12VG3H	48 81
44 SMC_ADC4	=	VSNS_PVDQSG0	49 81
44 SMC_ADC5	=	ISNS_PVDQSG0	49 81
44 SMC_ADC6	=	VSNS_VDDQSG3_DDR	49 81
44 SMC_ADC7	=	ISNS_VDDQSG3_DDR	49 81
44 SMC_ADC10	=	VSNS_CPUVCC	48 81
44 SMC_ADC11	=	ISNS_CPUVCC	48 81
44 SMC_ADC14	=	VSNS_HDDS0	48 81
44 SMC_ADC15	=	ISNS_HDDS0	48 81
44 SMC_ADC17	=	VSNS_P1V05S0_PCH	48 81
44 SMC_ADC19	=	ISNS_P3V3S4_AP	48 81
44 SMC_ADC20	=	VSNS_SSDS0	49 81
44 SMC_ADC21	=	VSNS_P3V3S5	49 81

Unused ADC Channels

44 SMC_PH3	=	NC_SMC_PH3	NO_TEST=TRUE
44 SMC_ADC2	=	NC_VSNS_P12VS0_GPUCORE	NO_TEST=TRUE
44 SMC_ADC3	=	NC_ISNS_P12VS0_GPUCORE	NO_TEST=TRUE
44 SMC_ADC8	=	NC_VSNS_P12VS0_FBVDD0	NO_TEST=TRUE
44 SMC_ADC9	=	NC_ISNS_P12VS0_FBVDD0	NO_TEST=TRUE
44 SMC_ADC12	=	NC_VSNS_GPUCORE_ALT	NO_TEST=TRUE
44 SMC_ADC13	=	NC_ISNS_GPUCORE_ALT	NO_TEST=TRUE
44 SMC_ADC16	=	NC_SMC_ADC16	NO_TEST=TRUE
44 SMC_ADC18	=	NC_SMC_ADC18	NO_TEST=TRUE
44 SMC_ADC22	=	NC_SMC_ADC22	NO_TEST=TRUE
44 SMC_ADC23	=	NC_SMC_ADC23	NO_TEST=TRUE


Project-specific Aliases

44 SMC_PN5	=	ACDC_BURST_EN_L	45
44 SMC_PJ3	=	SMC_OOB2_R2D_L	33 81
44 SMC_PJ2	=	SMC_OOB2_D2R_L	33 81
44 SMC_PP0	=	SMC_ACDC_ID	60
44 SMC_PH2	=	SMC_ASSERT_RTCRST	45
44 SMC_PL6	=	SMC_WIFI_PWR_EN	45

Unused Project-specific


44 SMC_S5_PWRGD_VIN	=	NC_SMC_S5_PWRGD_VIN	NO_TEST=TRUE
44 SMC_PL7	=	NC_SMC_PL7	NO_TEST=TRUE
44 SMC_PN3	=	NC_SMC_PN3	NO_TEST=TRUE
44 SMC_PN4	=	NC_SMC_PN4	NO_TEST=TRUE
44 SMC_PP4	=	NC_SMC_S4_WAKESRC_EN	NO_TEST=TRUE
44 SMC_PN7	=	NC_SMC_PN7	NO_TEST=TRUE
44 SMC_PP5	=	NC_SMC_PP5	NO_TEST=TRUE
44 SMC_PP6	=	NC_SMC_PP6	NO_TEST=TRUE
44 SMC_PP7	=	NC_SMC_PP7	NO_TEST=TRUE
44 SMC_DP_HPDL	=	NC_SMC_DP_HPDL	NO_TEST=TRUE
44 SMC_PME_S4_DARK_L	=	NC_SMC_PME_S4_DARK_L	NO_TEST=TRUE
44 SMC_PH7	=	TP_SMC_PH7	NO_TEST=TRUE
44 SMBUS_SMC_4_ASF_SCL	=	NC_SMBUS_SMC_4_ASF_SCL	NO_TEST=TRUE
44 SMBUS_SMC_4_ASF_SDA	=	NC_SMBUS_SMC_4_ASF_SDA	NO_TEST=TRUE
44 SMBUS_SMC_5_G3H_SCL	=	NC_SMBUS_SMC_5_G3H_SCL	NO_TEST=TRUE
44 SMBUS_SMC_5_G3H_SDA	=	NC_SMBUS_SMC_5_G3H_SDA	NO_TEST=TRUE
44 SMC_BATLOW_L	=	NC_SMC_BATLOW_L	NO_TEST=TRUE
44 SMC_GFX_THROTTLE_L	=	NC_SMC_GFX_THROTTLE_L	NO_TEST=TRUE
44 SMC_GFX_OVERTEMP	=	NC_SMC_GFX_OVERTEMP	NO_TEST=TRUE

SMC 32KHz Clock




SMC Crystal


NOTE: SMC team wants 12MHz for this Xtal




Power Button



Arch Pull Up/Down




Platform Thermal Control



This passes CPU's TRHMTRIP to SMC so shutdown reason can be recorded.


PECI Support

Level-shifter that allows SMC to drive Peci
Place this circuit near the Tee point to minimize reflections




PROCHOT Support

Level-shifter that allows SMC to drive PROCHOT




Serial/JTAG Interface Pull-ups




PAGE TITLE		SYNC DATE=03/13/2013	
SMC Support			
Apple Inc.		DRAWING NUMBER	051-0164
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	12.4.0
		PAGE	51 OF 123
		SHEET	45 OF 86


SPI BootROM




LPC+SPI Connector




SPI Series Termination



SMC SPI Support



SYNC MASTER=J16 TONY		SYNC DATE=03/13/2013	
PAGE TITLE SPI and Debug Connector			
Apple Inc.		DRAWING NUMBER 051-0164	SIZE D
		REVISION 12.4.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 52 OF 123	SHEET 46 OF 86




Line Legend


—	Master
- - -	Slave
- · - · -	Mux

SYNC MASTER=J16 TONY		SYNC DATE=03/13/2013	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	051-0164
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	12.4.0
		PAGE	53 OF 123
		SHEET	47 OF 86

12V G3H (VD2R:ADC0/ID2R:ADC1) AC/DC lowside sense (System total)




PP3V3_S4_AP (IW0R:ADC19) Airport supply current sense




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0304	1	CAP,0.22uF,201	C5435	AP_ISNS:Y
117S0002	1	RES,0 ohm,201	C5435	AP_ISNS:N


CPU Core (VC0C:ADC10/IC0C:ADC11)
Voltage sense and IMON amp (VC0C, IC0C)



PP1V05_S0_PCH (VN1R:ADC17)
I/V-sense for PP1V05_S0_PCH
Place R5476 over PP1V05_S0 power plane shape.




HDD S0 (VH05:ADC14/IH05:ADC15)
I/V-sense for HDD (Development, but need R5420)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0304	2	CAP,0.22uF,201	C5422,C5425	HDD_IVSNS:Y
117S0002	2	RES,0 OHM,201	C5422,C5425	HDD_IVSNS:N

SYNC MASTER=J16 TONY		SYNC DATE=03/13/2013	
I and V Sense			
Apple Inc.		DRAWING NUMBER	051-0164
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	12.4.0
		PAGE	54 OF 123
		SHEET	48 OF 86


PPVDDQ_S0 (VCOM:ADC4/ICOM:ADC5)
 lowside sense for CPU mem rail (2.5A max draw, 3.3A max sense capability)



VDDQ_S3 (VM0R:ADC6/IM0R:ADC7)
 VDDQ lowside sense for SO-DIMM modules



SSD_S0 (IH1R:ADC20/VR3R:ADC21) I-sense for SSD / V-sense for PP3V3_S5)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0304	2	CAP,0.22UF,201	C5525,C5526	SSD:Y
117S0002	2	RES,0 OHM,201	C5525,C5526	SSD:N

SYNC MASTER=J16 TONY SYNC DATE=03/13/2013

I and V Sense(Continued)

Apple Inc.

DRAWING NUMBER: 051-0164 SIZE: D

REVISION: 12.4.0

BRANCH:


PAGE: 55 OF 123

SHEET: 49 OF 86


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

Temperature Sensor T1



MLB Proximity



AC/DC Diode on supply



CPU Proximity




Note:
Internal sensor of the EMC 1414 will be used as the ambient sensor. Place U5600 at the coolest location on the MLB.


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode

Temperature Sensor T2



SO-DIMM Proximity




BLC Proximity



MLB Proximity



Temperature Sensor T3: LCD Remote Sensor (Dev Only)



This PD part is a rubber bumper to protect TMP006 Added to board BOM (DEV only) to clean up PD BOM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
875-6433	1	BUMPER,U5690,D7	BUMPER_U5690	TEMPSNSDEV

SYNC MASTER=J16 FIYIN		SYNC DATE=01/11/2013	
Temperature Sensors			
Apple Inc.		DRAWING NUMBER	051-0164
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	12.4.0
		PAGE	56 OF 123
		SHEET	50 OF 86


Note:

The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q6010 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q6010 is at common and the SMC sinks current when Q6010 is on.

This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.

Otherwise, this is simply a pass-FET. See RADAR: 10565825- D7: Need schematic and PCB file of fan(All Vendors).

SMC Fan 0 (System)




Add C6020 1000pF Cap, Change R6020 to 47K -- Radar 11661918 D8 Protol Fan Tach instability.


SMC Fan 1 (Unused)



SYNC MASTER=J16 JERRY		SYNC DATE=01/07/2013	
System Fan			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-0164	D
		REVISION	BRANCH
		12.4.0	
		PAGE	SHEET
		60 OF 123	51 OF 86




APPLE P/N 353S2456
4.5V POWER SUPPLY FOR CODEC



DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

PLACE XW6110 BENEATH U6101, BETWEEN PINS 2 & 5



SYNC MASTER=J16 DIRK		SYNC DATE=03/07/2013	
AUDIO: CODEC/REGULATORS			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	61 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=j16 DIRK		SYNC DATE=03/07/2013	
PAGE TITLE			
AUDIO: HEADPHONE AMP			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		62 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53 OF 86	
IV ALL RIGHTS RESERVED			

LEFT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HPF, WOOFERS = ~4 HZ (1.0 UF)



EDGE RATE CONTROL ON OFF
GAIN +9 DB +12 DB +15 DB +18 DB +24 DB
R6306 NOSTUFF NOSTUFF NOSTUFF NOSTUFF 0 OHM
R6307 0 OHM 47 KOHM NOSTUFF NOSTUFF NOSTUFF



PINS 14 & 15 ARE TEST PINS AND SHOULD BE TIED TO GND


OUTPUT POLARITY FLIP TO MAKE LAYOUT MORE LOGICAL

OUTPUT POLARITY FLIP TO MAKE LAYOUT MORE LOGICAL

SYNC MASTER=J16 DIRK		SYNC DATE=03/07/2013	
AUDIO: LEFT SPKR AMP			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	63 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	54 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


RIGHT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HPF, WOOFERS = ~4 HZ (1.0 UF)



PINS 14 & 15 ARE TEST PINS AND SHOULD BE TIED TO GND

EDGE RATE CONTROL	R6404	R6405	AUD_RAMP_MONO NET:	GAIN	R6406	R6407
ON	0 OHM	NOSTUFF	HIGH = MONO OPERATION	+9 DB	NOSTUFF	0 OHM
OFF	NOSTUFF	0 OHM	LOW = STEREO OPERATION	+12 DB	NOSTUFF	47 KOHM
				+15 DB	NOSTUFF	NOSTUFF
				+18 DB	47 KOHM	NOSTUFF
				+24 DB	0 OHM	NOSTUFF



SYNC MASTER=J16 DIRK		SYNC DATE=03/07/2013	
AUDIO: RIGHT SPKR AMP			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	64 OF 123
		SHEET	55 OF 86
		SIZE	D

MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2640

I2C ADDRESSES


MIKEY	READ	0111 0011	0X73
MIKEY	WRITE	0111 0010	0X72
CHS	READ	0111 0111	0X77
CHS	WRITE	0111 0110	0X76

AUDIO JACK: HP CONNECTOR WITH MIKEY
PLACE XWS 6500 & 6501 AT J6500 PINS

PORT B LEFT(HEADSET MIC)
HP=80HZ, LP=10.63KHZ
MIKEY 1A
APN: 353S2640
MIKEY ADDRESS: WRITE=72H, READ=73H

APN 516S0687

CRITICAL
NO_XNET_CONNECTION=TRUE
J6500
54722-0224
F-ST-SM



AUDIO: Jack, Mikey, CHS Switch	
Apple Inc.	DRAWING NUMBER 051-0164
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 12.4.0
	PAGE 65 OF 123
	SHEET 56 OF 86

8

7

6

5

4



3

2

1

SPEAKER CABLE CONNECTORS

APPLE P/N 518S0862



D

D

C

C

B

B

A

A

8

7

6

5

4

3

2






1

SYNC MASTER=J16 DIRK		SYNC DATE=03/07/2013	
PAGE TITLE Audio: Spkr/Mic Conn.			
DRAWING NUMBER 051-0164		SIZE D	
REVISION 12.4.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 66 OF 123		SHEET 57 OF 86	



Apple Inc.

IPHS HS Detect Debounce CKT



SYNC MASTER=J16 DIRK		SYNC DATE=03/07/2013	
PAGE TITLE AUDIO: Detects/Grounding			
Apple Inc.		DRAWING NUMBER 051-0164	SIZE D
		REVISION 12.4.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 67 OF 123	SHEET 58 OF 86

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	MAC SHDN	WIN SHDN	DET ASSIGNMENT
HP/LINE OUT	0X03 (3)	0X03 (3)	0X0A (10,D)	GPIO_2	GPIO_2	0X0A (DET D)
PRIMARY SPKRS (WFR)	0X04 (4)	0X04 (4)	0X0B (11)	MICBIAS	GPIO_3	N/A
SECONDARY SPKRS (TWT)	0X03 (3)	0X03 (3)	0X0A (10,V24)	MICBIAS	N/A	N/A
SPDIF OUT	N/A	0X08 (8)	0x10 (16)	N/A	N/A	0X0D (DET B)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
SPDIF IN	0X07 (7)	0x0F (15)	N/A	0X09 (DET A)
INTERNAL MIC ARRAY	0X05 (5)	0X0E (14, LEFT & RIGHT)	N/A	N/A
EXTERNAL MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	Lynx POINT GPIO 16	Lynx POINT GPIO 5 (RCVR INT) Lynx POINT GPIO 3 (PERIPH DET)

OTHER DETECT

FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
MULTIPLE SPKR VENDORS	N/A	N/A	N/A	0X0C (DET C)


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	0.1 MM	?
SPKROUT	*	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIODIFF	*	Y	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
SPKROUTDIFF	*	Y	0.6 MM	0.25 MM	10 MM	0.2 MM	0.2 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIODIFF	*	AUDIODIFF
SPKROUTDIFF	*	SPKROUTDIFF

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
---------------------------	----------	---------	----------

R6810	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_S_P	52 53 54
R6811	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_S_N	52 53 54
R6812	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_S_C_P	53
R6813	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_S_C_N	53
R6814	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_S_P	52 53 55
R6815	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_S_N	52 53 55
R6816	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_S_C_P	53
R6817	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_S_C_N	53
R6818	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_S_C_P	53
R6819	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_S_C_N	53
R6820	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_S_P	52 54
R6821	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_S_N	52 54
R6822	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_S_P	52 55
R6823	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_S_N	52 55
R6824	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_L1INC_P	55
R6825	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_L1INC_N	55
R6826	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_R1INC_P	55
R6827	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_R1INC_N	55
R6828	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_L1N_P	55
R6829	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_L1N_N	55
R6830	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_R1N_P	55
R6831	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_R1N_N	55
R6832	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_L1INC_P	54
R6833	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_L1INC_N	54
R6834	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_R1INC_P	54
R6835	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_R1INC_N	54
R6836	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_L1N_P	54
R6837	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_L1N_N	54
R6838	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_R1N_P	54
R6839	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_R1N_N	54
R6840	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	MAX97220_INL_P	53
R6841	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	MAX97220_INL_N	53
R6842	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	MAX97220_INR_P	53
R6843	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	MAX97220_INR_N	53
R6844	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_RMPR_OUT_P	55 57
R6845	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_RMPR_OUT_N	55 57
R6846	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_RTWT_OUT_P	55 57
R6847	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_RTWT_OUT_N	55 57
R6848	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_LMFP_OUT_P	54 57
R6849	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_LMFP_OUT_N	54 57
R6850	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_LTWT_OUT_P	54 57
R6851	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_LTWT_OUT_N	54 57
R6852	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_MIC_INL_P	52 56
R6853	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_MIC_INL_N	52 56
R6854	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_HS_MIC_RC_P	56
R6855	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_HS_MIC_RC_N	56
R6856	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_HS_MIC_P	56
R6857	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_HS_MIC_N	56
R6858	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_J1_MIC_P	56
R6859	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_J1_MIC_N	56



SYNC MASTER=J16 DIRK SYNC DATE=03/07/2013

AUDIO: Speaker ID

Apple Inc.

DRAWING NUMBER: 051-0164 SIZE: D

REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 68 OF 123


SHEET: 59 OF 86

3.425V "G3Hot" Regulator


Switching freq: 409 kHz = $\frac{13.5}{L6901}$

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0676	138S0691		C6905	


MLB to AC-DC Connector



MLB to AC-DC Supplemental Signal Connector



12V S5 FET









SYNC MASTER=J16 ROSSANA		SYNC DATE=03/04/2013	
Power Connectors / VReg G3Hot			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	69 OF 123
		SHEET	60 OF 86

CPU VCC S0 Regulator

OC trip point: 114 A


Switching freq: $403 \text{ kHz} = \frac{5 \text{ E10}}{\text{R7003}}$

Compensation and feedback




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480324	1	RES,12.7K,402	R7016	CPUVCC:3PHASE
11480316	1	RES,10.2K,402	R7016	CPUVCC:4PHASE


Voltage sense input




IMON output




Temp measurement




Straps



Power goods



VRHot to ProcHot



J16: 3PHASE
J17: 4PHASE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11880311	1	RES,340K,201	R7001	CPUVCC:3PHASE
11880116	1	RES,158K,201	R7001	CPUVCC:4PHASE
11880575	1	RES,95.3K,201	R7002	CPUVCC:3PHASE
11880380	1	RES,44.2K,201	R7002	CPUVCC:4PHASE
11480206	1	RES,750 OHM,402	R7032	CPUVCC:3PHASE
11480211	1	RES,845 OHM,402	R7032	CPUVCC:4PHASE
11480179	1	RES,402 OHM,402	R7050	CPUVCC:3PHASE
11480184	1	RES,453 OHM,402	R7050	CPUVCC:4PHASE

SYNC MASTER=J16 ROSSANA SYNC DATE=03/21/2013


VReg CPU VCC Cnt1

Apple Inc.

DRAWING NUMBER: 051-0164
REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 70 OF 123
SHEET: 61 OF 86



SYNC MASTER=J16 ROSSANA SYNC DATE=03/21/2013


VReg CPU VCC Phases	
Apple Inc.	DRAWING NUMBER 051-0164
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 12.4.0 BRANCH PAGE 71 OF 123 SHEET 62 OF 86

VDDQ (1.5V / 1.35V) S3 Regulator

OC trip point: $30.4 \text{ A VDDQ} = \frac{R7336}{8 \text{ E5} * R_{ds}(Q7310)} + \frac{0.65625}{L7310 * f(\text{switch})}$

3 A VTT (FIXED)
10 mA VTTREF (FIXED)

Switching freq: 500 kHz



$V_{out} = 1.8 * (R_b / (R_a + R_b))$

J16: 1.35V
J17: 1.5V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11450335	1	RES,16.5K,402	R7330	VDDQ:P1V35
11450315	1	RES,10K,402	R7330	VDDQ:P1V5

SYNC MASTER=J16 ROSSANA SYNC DATE=03/04/2013

VReg VDDQ S3

Apple Inc.

DRAWING NUMBER: 051-0164 SIZE: D

REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


PAGE: 73 OF 123

SHEET: 63 OF 86


PCH/TBT (1.05V) S0 REGULATOR

Switching freq: 500 kHz OC trip point: $12.4 \text{ A} = \frac{R7450 * 8.5 \text{ E-6}}{\text{DCR}(L7410)}$

FSEL STRAP	SW FREQ
GND	300 kHz
VCC	1 MHz
100k to GND	600 kHz
FLOAT	500 kHz



1.5V S0 REGULATOR



SYNC MASTER=J16 ROSSANA		SYNC DATE=03/04/2013	
VREG 1V05 S0 / 1V5 S0			
Apple Inc.		DRAWING NUMBER	051-0164
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	12.4.0
		PAGE	74 OF 123
		SHEET	64 OF 86

3.3V S5 Regulator


OC trip point: $12.5 \text{ A} = \frac{R7618 * 10 \text{ E-6}}{\text{DCR}(L7610)}$

Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7633}$

5V S4 Regulator

OC trip point: $14.1 \text{ A} = \frac{R7658 * 10 \text{ E-6}}{\text{DCR}(L7650)}$

Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7673}$



This circuit toggles the Vreg between PWM and ultrasonic DCM modes based on load requirements

BURSTMODE_EN_L	Vreg Mode
0	PWM
1	DCM

SYNC MASTER=J16 ROSSANA SYNC DATE=03/04/2013

VReg 3.3V S5/5V S4

Apple Inc.

DRAWING NUMBER: 051-0164 SIZE: D

REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 76 OF 123 SHEET: 65 OF 86

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1668	1	IND, PWR, 33UH, 20A, 10A, 35MOHM	L8100	CRITICAL	


OMIT/table L8100 due to late sourcing change, did not want footprint change
Add 152S1668 (Cynotec) directly for next program

OMIT TABLE
L8100

CRITICAL	REF DES	COMMENTS:
D8100	POWERD15-T0277A	BLC Switch Diode

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
371S0648	371S0694		D8100	BLC Switch Diode

ACOUSTICS E-NOISE COMPONENTS



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1071	376S1073		ALL	Short Protection FET
155S0831	155S0797		ALL	FB8100 to FB8107

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1121	376S1116		Q8102	BLC Inrush FET
740S0145	740S0146		FB100	BLC Fuse

SYNC MASTER=J16 LINDA SYNC DATE=01/22/2013

LCD Backlight Driver (LP8561)

Apple Inc.


DRAWING NUMBER: 051-0164 SIZE: D

REVISION: 12.4.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 81 OF 123
SHEET: 66 OF 86


3.3V S4 FET



3.3V S0 FET




3V3 S0 SSD




5V S0 FET


5V / 3V3 S0 PGOODs




5V HDD FET



VDDQ S0 FET




12V S0 FET




SYNC MASTER=J16 MAX		SYNC DATE=02/11/2013	
FET-Controlled S0 and S4			
Apple Inc.		DRAWING NUMBER	051-0164
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	12.4.0
		PAGE	84 OF 123
		SHEET	67 OF 86


S5 Enable




S4 Enables




S4 USB Enable




S4 TBT S4 Port Enable




S3 VDDQ Enable




S0 Enables



S0 GPU SEQUENCING (J17 ONLY)



S0 PCH Sequencing



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0070	1	RES,1.5K,0402,5%	R8533	J16
116S0004	1	RES,00HM,0402,5%	R8533	J17

Rail definitions

Platform: All processor non-Core and non-Graphics (5 V, 3.3 V, 1.5 V, 1.05V for PCH/TBT/GPU)
 Uncore: VDDQ

Notes on sequencing requirements

- Intel:
- No hard specification on platform rails
 - SMC guarantees timing on PCH DPWR0K and PWROK
 - VCC3_3 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC3V3 ramping to 2.6V
 - VCC1_5 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC1V5 ramping to 1.35V
 - VCC must power down before VCC3_3, VCC3_3 must ramp down to 2.6V within 35ms
 - VCC may power down before VCC1_5, VCC1_5 must ramp down to 1.35V within 35ms
- NVIDIA:
- 3V3_S0 must ramp first
 - VDDQ MUST RAMP AFTER GPU_CORE
 - PEX_VDD with IFPC/D/E/F_IOVDD (1.05V) must ramp after VDDQ
 - All rails must reach their target voltages in more than 40 uS

SYNC MASTER=J16 AARON SYNC DATE=02/21/2013


Apple Inc. PM Regulator Enables

DRAWING NUMBER: 051-0164 SIZE: D
 REVISION: 12.4.0
 SHEET: 85 OF 123
 SHEETS: 68 OF 86

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

ALL_SYS_PWRGD, PCH_PWROK & SYS_PWROK Generation

PCH Power Goods



Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:


The iMac J16/J17 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:


- Power on:
Asserted at least 10 ms after all suspend well power is valid
- Power off or loss of AC:
Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V to allow PCH to switch suspend well to battery without excessive loading

Method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD. RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.



SYNC MASTER=J16 AARON		SYNC DATE=02/21/2013	
PAGE TITLE PM Power Good			
Apple Inc.		DRAWING NUMBER 051-0164	SIZE D
		REVISION 12.4.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 86 OF 123
		SHEET	69 OF 86



SYNC MASTER=J16 MAX SYNC DATE=02/11/2013

Power Aliases

Apple Inc.

DRAWING NUMBER: 051-0164 SIZE: D

REVISION: 12.4.0

BRANCH:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 100 OF 123

SHEET: 70 OF 86

D

D

C

C

B

B

A

A

Display Aliases

61 REG_I5ENVCC_4_NR == AGND_CPU 61 62 83
MAKE_BASE=TRUE

UNUSED CPU SOCKET

68 CPU_SKTOCC_L == CPU_SKTOCC_L_ALIAS
MAKE_BASE=TRUE

MEMORY PGOOD

21 PM_PGOOD_MEM_S0 == PM_PGOOD_FET_P1V35_S0 67 68
MAKE_BASE=TRUE

26 DP_TBT5NK0_HPD == TP_DP_IG_B_HPD 12
MAKE_BASE=TRUE

85 26 DP_TBT5NK0_ML_C_P<3..0> == TP_DP_IG_B_MLP<3..0> 5
MAKE_BASE=TRUE

85 26 DP_TBT5NK0_ML_C_N<3..0> == TP_DP_IG_B_MLN<3..0> 5
MAKE_BASE=TRUE

85 26 DP_TBT5NK0_AUXCH_C_P == TP_DP_IG_B_AUXCHP 12
MAKE_BASE=TRUE

85 26 DP_TBT5NK0_AUXCH_C_N == TP_DP_IG_B_AUXCHN 12
MAKE_BASE=TRUE

31 DP_TBT5NK0_DDC_DATA == TP_DP_IG_B_DDC_DATA 12
MAKE_BASE=TRUE

31 DP_TBT5NK0_DDC_CLK == TP_DP_IG_B_DDC_CLK 12
MAKE_BASE=TRUE

26 DP_TBT5NK1_HPD == TP_DP_IG_C_HPD 12
MAKE_BASE=TRUE

85 26 DP_TBT5NK1_ML_C_P<3..0> == TP_DP_IG_C_MLP<3..0> 5
MAKE_BASE=TRUE

85 26 DP_TBT5NK1_ML_C_N<3..0> == TP_DP_IG_C_MLN<3..0> 5
MAKE_BASE=TRUE

85 26 DP_TBT5NK1_AUXCH_C_P == TP_DP_IG_C_AUXCHP 12
MAKE_BASE=TRUE

85 26 DP_TBT5NK1_AUXCH_C_N == TP_DP_IG_C_AUXCHN 12
MAKE_BASE=TRUE

31 DP_TBT5NK1_DDC_DATA == TP_DP_IG_C_DDC_DATA 12
MAKE_BASE=TRUE

31 DP_TBT5NK1_DDC_CLK == TP_DP_IG_C_DDC_CLK 12
MAKE_BASE=TRUE

41 DP_INT_HPD == TP_DP_IG_D_HPD 12
MAKE_BASE=TRUE

85 41 DP_INT_ML_P<3..0> == TP_DP_IG_D_MLP<3..0> 5
MAKE_BASE=TRUE


85 41 DP_INT_ML_N<3..0> == TP_DP_IG_D_MLN<3..0> 5
MAKE_BASE=TRUE

41 DP_INT_DDC_DATA == TP_DP_IG_D_DDC_DATA 12
MAKE_BASE=TRUE

41 DP_INT_DDC_CLK == TP_DP_IG_D_DDC_CLK 12
MAKE_BASE=TRUE

85 41 DP_INT_AUX_P == TP_DP_IG_D_AUXCHP 12
MAKE_BASE=TRUE

85 41 DP_INT_AUX_N == TP_DP_IG_D_AUXCHN 12
MAKE_BASE=TRUE

SYNC_MASTER=J16_MAX		SYNC_DATE=02/11/2013	
PAGE TITLE			
<h2>Signal Aliases</h2>			
 Apple Inc.	DRAWING NUMBER	051-0164	SIZE
	REVISION	12.4.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	102 OF 123
		SHEET	71 OF 86

CPU Reserved

78 18 6 CPU_CFG<15..12> == TP_CPU_CFG<15..12>
MAKE_BASE=TRUE NO_TEST=TRUE

CPU Memory

75 MEM_A_CLK_N<2..3> == NC_MEM_A_CLKN<2..3>
MAKE_BASE=TRUE NO_TEST=TRUE
75 MEM_A_CLK_P<2..3> == NC_MEM_A_CLKP<2..3>
MAKE_BASE=TRUE NO_TEST=TRUE
75 MEM_A_CS_L<2..3> == NC_MEM_A_CS_L<2..3>
MAKE_BASE=TRUE NO_TEST=TRUE
75 MEM_A_CKE<2..3> == NC_MEM_A_CKE<2..3>
MAKE_BASE=TRUE NO_TEST=TRUE
75 MEM_B_CLK_N<2..3> == NC_MEM_B_CLKN<2..3>
MAKE_BASE=TRUE NO_TEST=TRUE
75 MEM_B_CLK_P<2..3> == NC_MEM_B_CLKP<2..3>
MAKE_BASE=TRUE NO_TEST=TRUE
75 MEM_B_CS_L<2..3> == NC_MEM_B_CS_L<2..3>
MAKE_BASE=TRUE NO_TEST=TRUE
75 MEM_B_CKE<2..3> == NC_MEM_B_CKE<2..3>
MAKE_BASE=TRUE NO_TEST=TRUE
75 MEM_A_ODT<2..3> == NC_MEM_A_ODT<2..3>
MAKE_BASE=TRUE NO_TEST=TRUE
75 MEM_B_ODT<2..3> == NC_MEM_B_ODT<2..3>
MAKE_BASE=TRUE NO_TEST=TRUE

PCH GPIO

11 TP_PCH_GPIO64_CLKOUTFLEX0 == NC_PCH_GPIO64_CLKOUTFLEX0
MAKE_BASE=TRUE NO_TEST=TRUE
11 TP_PCH_GPIO65_CLKOUTFLEX1 == NC_PCH_GPIO65_CLKOUTFLEX1
MAKE_BASE=TRUE NO_TEST=TRUE
11 TP_PCH_GPIO66_CLKOUTFLEX2 == NC_PCH_GPIO66_CLKOUTFLEX2
MAKE_BASE=TRUE NO_TEST=TRUE
11 TP_PCH_GPIO67_CLKOUTFLEX3 == NC_PCH_GPIO67_CLKOUTFLEX3
MAKE_BASE=TRUE NO_TEST=TRUE

UNUSED IG DISPLAY

5 TP_DP_IG_A_MLP<3..0> == NC_DP_IG_A_MLP<3..0>
MAKE_BASE=TRUE NO_TEST=TRUE
5 TP_DP_IG_A_MLN<3..0> == NC_DP_IG_A_MLN<3..0>
MAKE_BASE=TRUE NO_TEST=TRUE
5 TP_DP_IG_A_AUXCHP == NC_DP_IG_A_AUXCHP
MAKE_BASE=TRUE NO_TEST=TRUE
5 TP_DP_IG_A_AUXCHN == NC_DP_IG_A_AUXCHN
MAKE_BASE=TRUE NO_TEST=TRUE

PCH PCI

13 TP_LPC_DREQ0_L == NC_LPC_DREQ0_L
MAKE_BASE=TRUE NO_TEST=TRUE

PCH Miscellaneous

11 TP_HDA_SDIN1 == NC_HDA_SDIN1
MAKE_BASE=TRUE NO_TEST=TRUE
11 TP_HDA_SDIN2 == NC_HDA_SDIN2
MAKE_BASE=TRUE NO_TEST=TRUE
11 TP_HDA_SDIN3 == NC_HDA_SDIN3
MAKE_BASE=TRUE NO_TEST=TRUE
11 TP_PCI_CLK33M_OUT2 == NC_PCI_CLK33M_OUT2
MAKE_BASE=TRUE NO_TEST=TRUE
11 TP_PCI_CLK33M_OUT3 == NC_PCI_CLK33M_OUT3
MAKE_BASE=TRUE NO_TEST=TRUE

UNUSED GRAPHICS ALIASES

20 TP_GPU_RESET_L == NC_TP_GPU_RESET_L
MAKE_BASE=TRUE NO_TEST=TRUE

UNUSED THUNDERBOLT ALIASES

26 TP_TBT_PCIE_RESETO_L == NC_TBT_PCIE_RESETO_L
MAKE_BASE=TRUE NO_TEST=TRUE
26 TP_TBT_PCIE_RESET1_L == NC_TBT_PCIE_RESET1_L
MAKE_BASE=TRUE NO_TEST=TRUE
26 TP_TBT_PCIE_RESET2_L == NC_TBT_PCIE_RESET2_L
MAKE_BASE=TRUE NO_TEST=TRUE
26 TP_TBT_PCIE_RESET3_L == NC_TBT_PCIE_RESET3_L
MAKE_BASE=TRUE NO_TEST=TRUE
26 TP_TBT_THERM_DP == NC_TBT_THERM_DP
MAKE_BASE=TRUE NO_TEST=TRUE

UNUSED VREG ALIASES

61 REG_PWM_CPUVCC_4 == NC_REG_PWM_CPUVCC_4
MAKE_BASE=TRUE NO_TEST=TRUE
61 REG_ISENVCC_4_P == NC_REG_ISENVCC_4_P
MAKE_BASE=TRUE NO_TEST=TRUE

UNUSED GPU ALIASES

68 PM_EN_REG_GPU_CORE_S0 == NC_PM_EN_REG_GPU_CORE_S0
MAKE_BASE=TRUE NO_TEST=TRUE
68 PM_PGOOD_REG_GPU_CORE_S0 == NC_PM_PGOOD_REG_GPU_CORE_S0
MAKE_BASE=TRUE NO_TEST=TRUE
68 PM_EN_REG_GPU_VDDQ_S0 == NC_PM_EN_REG_GPU_VDDQ_S0
MAKE_BASE=TRUE NO_TEST=TRUE
68 PM_PGOOD_REG_GPU_VDDQ_S0 == NC_PM_PGOOD_REG_GPU_VDDQ_S0
MAKE_BASE=TRUE NO_TEST=TRUE

UNUSED PEG ALIASES

5 =PEG_D2R_P<0..15> == NC_PEG_D2R_P<0..15>
MAKE_BASE=TRUE NO_TEST=TRUE
5 =PEG_D2R_N<0..15> == NC_PEG_D2R_N<0..15>
MAKE_BASE=TRUE NO_TEST=TRUE
5 =PEG_R2D_C_P<0..15> == NC_PEG_R2D_C_P<0..15>
MAKE_BASE=TRUE NO_TEST=TRUE
5 =PEG_R2D_C_N<0..15> == NC_PEG_R2D_C_N<0..15>
MAKE_BASE=TRUE NO_TEST=TRUE

SYNC_MASTER=J16_MAX SYNC_DATE=02/11/2013
PAGE TITLE
Unused Signal Aliases
DRAWING NUMBER 051-0164 SIZE D
REVISION 12.4.0
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
BRANCH
PAGE 104 OF 123
SHEET 72 OF 86

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=116 MAX		SYNC DATE=02/11/2013	
PAGE TITLE Functional / ICT Test			
 Apple Inc.		DRAWING NUMBER 051-0164	SIZE D
		REVISION 12.4.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	105 OF 123
		SHEET	73 OF 86

J16 BOARD SPECIFIC PHYSICAL AND SPACING CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	12.7 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	*	Y	0.215 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	TOP,BOTTOM	Y	0.215 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	*	Y	0.170 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	*	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	TOP,BOTTOM	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	0.138 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP,BOTTOM	Y	0.138 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.110 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP,BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	Y	0.180 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM
68_OHM_DIFF	TOP,BOTTOM	Y	0.180 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.135 MM	0.085 MM	=STANDARD	0.160 MM	0.1 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD	0.160 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.089 MM	0.085 MM	=STANDARD	0.220 MM	0.1 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.089 MM	0.085 MM	=STANDARD	0.220 MM	0.1 MM

General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	*	0.076 MM	?
1X_DIELECTRIC	TOP,BOTTOM	0.071 MM	?

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100

BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

Board Stack-up

Finished board thickness: 1.58 mm

-----	Top	Signal	0.5 oz (Cu plated)
=====		Prepreg	0.071 mm
-----	2	Plane	1 oz
=====		Prepreg	0.076 mm
-----	3	Signal	0.5 oz
=====		Prepreg	0.435 mm
-----	4	Plane	1 oz
=====		Core	0.127 mm
-----	5	Plane	1 oz
=====		Prepreg	0.435 mm
-----	6	Signal	0.5 oz
=====		Prepreg	0.076 mm
-----	2	Plane	1 oz
=====		Prepreg	0.071 mm
-----	Btm	Signal	0.5 oz (Cu plated)

SYNC MASTER=J16 MLB		SYNC DATE=12/03/2012	
J16 RULE DEFINITIONS			
	Apple Inc.		DRAWING NUMBER 051-0164
			REVISION 12.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH PAGE 110 OF 123 SHEET 74 OF 86

DDR3

DDR3-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DDR_34S, DDR_39S, DDR_42S, DDR_42S_D, DDR_50S, DDR_68D, DDR_COMP.

Minimum diff spacing is 4 mil Table 4-5, Intel Doc# 486712

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: POWER_DDR_P4MM.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows: POWER_DDR, DDR_CLK_PHY, DDR_CTRL_PHY, DDR_CMD_PHY, DDR_DQ_PHY, DDR_DQS_PHY, DDR_COMP_PHY.

DDR3 Power-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: POWER_DDR.

DDR3-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows: DDR_CLK_ISO, DDR_CTRL_ISO, DDR_CTRL2CTRL, DDR_CMD_ISO, DDR_CMD2CMD, DDR_DATA_ISO, DDR_DQ2DQ, DDR_DQ2DQS, DDR_BL2BL, DDR_CH2CH, DDR_COMP_ISO.

Main Segment Min Spacing Rules (mils) (Shark Bay PDG, Intel Doc# 486712)

Table with 6 columns: Table, Trace Design, Iso Design, Comments. Rows: 4-2, 4-3, 4-4, 4-5.

Constraints

Clocks: CK[3:0], CK#[3:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: DDR_CLK.

Control: CS#[3:0], CKE[3:0], ODT[3:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows: DDR_CTRL, DDR_CTRL2CTRL.

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows: DDR_CMD, DDR_CMD2CMD.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: DDR_COMP.

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows: DDR_A_DQ_BYTE*, DDR_B_DQ_BYTE*, DDR_A_DQS*, DDR_B_DQS*, DDR_A_DQ2DQ, DDR_B_DQ2DQ, DDR_A_DQ2DQS, DDR_B_DQ2DQS, DDR_A_DQ_BYTE*, DDR_B_DQ_BYTE*, DDR_A_DQS*, DDR_B_DQS*, DDR_A_DQ2DQ, DDR_B_DQ2DQ, DDR_A_DQ2DQS, DDR_B_DQ2DQS, DDR_A_DQ_BYTE*, DDR_B_DQ_BYTE*, DDR_A_DQS*, DDR_B_DQS*, DDR_A_DQ2DQ, DDR_B_DQ2DQ, DDR_A_DQ2DQS, DDR_B_DQ2DQS.

Note (1): Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2): Intel suggests 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3): In order for the constraints DDR*_DQ_BYTE* to =SAME to win out over DDR_[A,B]_DQ_BYTE* to DDR_[A,B]_DQ_BYTE* so that the small intra-bytelane spacing is used, the spacing rule DDR_DQ2DQ must have a weight greater than DDR_BL2BL.

DDR3

Electrical Constraint Set

Table with 4 columns: Channel A, Physical, Spacing, and a column with rule IDs and values. Rows include Channel A, Channel B, and Reset.

Apple Inc. logo and title block containing: SYNC MASTER=J16 NICK, SYNC DATE=01/10/2013, DDR3 Constraints, DRAWING NUMBER 051-0164, REVISION 12.4.0, NOTICE OF PROPRIETARY PROPERTY, PAGE 111 OF 123, SHEET 75 OF 86.

PCI Express/DMI

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
PCI_E_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
PCI_E_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_PCIE_PHY	*	PCI_E_90D
COMP_PCIE_PHY	*	PCI_E_COMP
CPU_ASYNC_PHY	*	CPU_50S

PCIe and DMI Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
4-5	50	50	15	15.75	PCIe. Impedance inferred from Table 4-7.
4-7	50	50	8	15.75	DMI. Numbers based on Intel stack-up.

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_ISO	*	=5:1_SPACING	?
COMP_PCIE_ISO	*	=4:1_SPACING	?
CPU_ASYNC_ISO	*	=3:1_SPACING	?
CPU_MS_ISO	TOP,BOTTOM	=4.5:1_SPACING	?
CPU_MS_ISO	*	=3:1_SPACING	?

Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	*	*	CLK_PCIE_ISO
COMP_PCIE	*	*	COMP_PCIE_ISO
CPU_ASYNC	*	*	CPU_ASYNC_ISO
CPU_ASYNC_MS	*	*	CPU_MS_ISO

PEG Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)


Section	Imp	Design	Iso	Design	Comments
4.2.1	80	80	16	15.75	PCIe Gen3. Allow looser spacing for same direction on stripline per Anil

CPU ASYNCHRONOUS

Electrical Constraint Set	Physical	Spacing
ESD1	CPU_ASYNC_PHY	CPU_ASYNC CPU_PROCHOT_L 6 44 45 61 62
ESD2	CPU_ASYNC_PHY	CPU_ASYNC CPU_PROCHOT_R_L 6
ESD3	PCIE	CPU_ASYNC_PHY CPU_ASYNC_MS CPU_PECI 6 14 44 45
ESD4	CPU_ASYNC_PHY	CPU_ASYNC_MS SMC_PECI_L 44 45
ESD5	CPU_ASYNC_PHY	CPU_ASYNC CPU_CATERR_L 6 45
ESD6	CPU_ASYNC_PHY	CPU_ASYNC CPU_PWRGD 6 14 18
ESD7	CPU_ASYNC_PHY	CPU_ASYNC PM_SYNC 6 12
ESD8	CPU_ASYNC_PHY	CPU_ASYNC PM_THERMTRIP_L 6 14 45
ESD9	CPU_ASYNC_PHY	CPU_ASYNC CPU_RESET_L 6 14 18
ESD10	CPU_ASYNC_PHY	CPU_ASYNC XDP_BPM_L<1..0> 6 18

PCIe (CPU)

Electrical Constraint Set	Physical	Spacing
ESD11	COMP_PCIE_PHY	COMP_PCIE CPU_PEG_RCOMP 5
ESD12	COMP_PCIE_PHY	COMP_PCIE CPU_EDP_RCOMP 5
ESD13	COMP_PCIE_PHY	COMP_PCIE CPU_CFG_RCOMP 6

SYNC MASTER=J16 NICK		SYNC DATE=01/10/2013	
CPU CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER 051-0164	SIZE D
		REVISION 12.4.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 112 OF 123	SHEET 76 OF 86

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D
COMP_DMI_PHY	*	DMI_COMP

PCie-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=7X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

PCH x1 PCIE Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

DMI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
DMI_SAME_DIR	*	=4X_DIELECTRIC	?
DMI_ALT_DIR	*	=5X_DIELECTRIC	?
DMI_ISO	*	=4X_DIELECTRIC	?

DMI x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_SAME_DIR
DMI_S2N	DMI_S2N	*	DMI_SAME_DIR
DMI_N2S	DMI_S2N	*	DMI_ALT_DIR
DMI_N2S	*	*	DMI_ISO
DMI_S2N	*	*	DMI_ISO

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DMI_COMP	*	Y	0.2032 MM	0.2032 MM	3 MM	=STANDARD	=STANDARD

PCie (PCH)

Electrical Constraint Set	Physical	Spacing	
x4 Thunderbolt			
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D P<3..0> 26
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D N<3..0> 26
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D C P<3..0> 13 26
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D C N<3..0> 13 26
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R P<3..0> 13 26
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R N<3..0> 13 26
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R C P<3..0> 26
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R C N<3..0> 26
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M TBT P 11 26
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M TBT N 11 26
x1 AirPort			
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE AP R2D P 12
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE AP R2D N 12
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE AP R2D C P 13 12
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE AP R2D C N 13 12
PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE	PCIE AP D2R P 13 12
PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE	PCIE AP D2R N 13 12
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M AP P 11 12
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M AP N 11 12
x1 Caesar IV			
PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D P 35
PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D N 35
PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D C P 13 35
PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D C N 13 35
PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R P 13 35
PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R N 13 35
PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R C P 35
PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R C N 35
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M ENET P 11 35
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M ENET N 11 35
x2 SSD			
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M SSD P 11 33
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M SSD N 11 33
PCH PCIE Compensation			
COMP_DMI_PHY	COMP_PCIE	PCH_PCIE_RCOMP	13

CPU DP REF CLK

Electrical Constraint Set	Physical	Spacing	
CPU DP REF CLK			
CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE	CPU_CLK135_DLLREF N 6 11
CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE	CPU_CLK135_DLLREF P 6 11
CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE	CPU_CLK135_DLLSS N 6 11
CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE	CPU_CLK135_DLLSS P 6 11

DMI

Electrical Constraint Set	Physical	Spacing	
DMI			
DMI_N2S	PCIE_PHY	DMI_N2S	DMI_N2S P<3..0> 5 12
DMI_N2S	PCIE_PHY	DMI_N2S	DMI_N2S N<3..0> 5 12
DMI_S2N	PCIE_PHY	DMI_S2N	DMI_S2N P<3..0> 5 12
DMI_S2N	PCIE_PHY	DMI_S2N	DMI_S2N N<3..0> 5 12
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	DMI_CLK100M CPU P 6 11
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	DMI_CLK100M CPU N 6 11
DMI Compensation			
COMP_DMI_PHY	COMP_PCIE	PCH_DMI_RCOMP	12

SYNC MASTER=J16 NICK SYNC DATE=01/10/2013

PCH PCie/DMI Constaints

Apple Inc.

DRAWING NUMBER: 051-0164 SIZE: D

REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 113 OF 123 SHEET: 77 OF 86

SATA

SATA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SATA_PHY	*	SATA_85D
COMP_SATA_PHY	*	SATA_50S
SATA_PHY_90	*	SATA_90D

SATA Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
15.2.1	90	95	20	23.62	SATA Gen2, SATA Gen3

SATA Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
15-3	50	50	15	15.75	SATA Gen2, SATA Gen3

SATA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ISO	*	=6:1_SPACING	?
COMP_SATA_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA	*	*	SATA_ISO
COMP_SATA	*	*	COMP_SATA_ISO

FDI

FDI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FDI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
COMP_FDI	*	Y	0.25 MM	0.25 MM	3 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FDI_SE_PHY	*	FDI_50S
COMP_FDI_PHY	*	COMP_FDI

FDI Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table	Imp	Design	Iso	Design	Comments
6-1/6-2	85	85	12	11.81	FDI main length

FDI Compensation Rules (mils)

Table	Trace	Design	Iso	Design	Comments
6-4	10	11.81	-	15.75	Using PCIe guidelines

FDI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FDI_ISO	*	=3:1_SPACING	?
COMP_FDI_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FDI	*	*	FDI_ISO
COMP_FDI	*	*	COMP_FDI_ISO

XDP

XDP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
XDP_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
XDP_PHY	*	XDP_55S

Desktop Debug Design Guide (Intel Doc# 430883)

Section	Imp	Design	Iso	Design	Comments
1.5	45-65	55	-	15.75	Isolation is for JTAG clocks. All signals default are 50 Ohm SE.

XDP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XDP_ISO	*	=2:1_SPACING	?
CLK_JTAG_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XDP	*	*	XDP_ISO
CLK_JTAG	*	*	CLK_JTAG_ISO

SATA

Electrical Constraint Set	Physical	Spacing	
PCH SATA Port 0 (HDD)			
E820	SATA_R2D	SATA_PHY_90	SATA HDD R2D P 33
E821	SATA_R2D	SATA_PHY_90	SATA HDD R2D N 33
E822	SATA_R2D	SATA_PHY_90	SATA HDD R2D C P 33
E823	SATA_R2D	SATA_PHY_90	SATA HDD R2D C N 33
E824	SATA_D2R	SATA_PHY_90	SATA HDD D2R P 33
E825	SATA_D2R	SATA_PHY_90	SATA HDD D2R N 33
E826	SATA_D2R	SATA_PHY_90	SATA HDD D2R C P 33
E827	SATA_D2R	SATA_PHY_90	SATA HDD D2R C N 33
PCH SATA Port 1 (SSD)			
E828	SATA_SSD_R2D	SATA_PHY	SSD R2D P<0..1> 11 33
E829	SATA_SSD_R2D	SATA_PHY	SSD R2D N<0..1> 11 33
E830	SATA_SSD_R2D	SATA_PHY	SSD R2D C P<0..1> 33
E831	SATA_SSD_R2D	SATA_PHY	SSD R2D C N<0..1> 33
E832	SATA_SSD_D2R	SATA_PHY	SSD D2R P<0..1> 11 33
E833	SATA_SSD_D2R	SATA_PHY	SSD D2R N<0..1> 11 33
PCH SATA Compensation			
E834	COMP_SATA_PHY	COMP_SATA	PCH SATA RCOMP 11

FDI

Electrical Constraint Set	Physical	Spacing	
FDI			
E835	FDI_SE_PHY	FDI	FDI CSYNC 5 12
E836	FDI_SE_PHY	FDI	FDI INT 5 12
FDI Compensation			
E837	COMP_FDI_PHY	COMP_FDI	PCH_FDI_RCOMP 12

XDP

Electrical Constraint Set	Physical	Spacing	
CPU XDP			
E838	XDP_BPM_L	XDP_PHY	XDP BPM L<7..2> 6 18
E839	XDP_CPU_CFG	XDP_PHY	CPU_CFG<17..4> 6 18 72
E840	XDP_CPU_CFG_3	XDP_PHY	CPU_CFG<3> 6 18
E841	XDP_CPU_CFG	XDP_PHY	CPU_CFG<2..0> 6 18
E842		XDP_PHY	CLK_ITAG XDP_CPU_TCK 6 18
E843		XDP_PHY	XDP_CPU_TMS 6 18
E844		XDP_PHY	XDP_CPU_TDI 6 18
E845		XDP_PHY	XDP_CPU_TDO 6 18
PCH XDP			
E846		XDP_PHY	CLK_ITAG XDP_PCH_TCK 11 18
E847		XDP_PHY	XDP_PCH_TMS 11 18
E848		XDP_PHY	XDP_PCH_TDI 11 18
E849		XDP_PHY	XDP_PCH_TDO 11 18

SYNC MASTER=J16 NICK SYNC DATE=01/10/2013

SATA/FDI/XDP Constraints

Apple Inc.

DRAWING NUMBER: 051-0164 SIZE: D

REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 114 OF 123

SHEET: 78 OF 86

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	=4:1_SPACING	?
COMP_PCH	*	=2:1_SPACING	?

PCI

PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI	*	=2:1_SPACING	?

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5:1_SPACING	?
CLK_LPC	*	=2:1_SPACING	?

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

Crystal

Crystal-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=2:1_SPACING	?

PCI

Electrical Constraint Set	Physical	Spacing	
PCI Clock			
ERR0	CLK_PCI_55S	CLK_PCI	PCH_CLK33M_PCIIN 11 19
ERR0	CLK_PCI_55S	CLK_PCI	PCH_CLK33M_PCIOUT 11 19

LPC

Electrical Constraint Set	Physical	Spacing	
LPC			
ERR0	LPC_55S	LPC	LPC_AD<3..0> 13 44 46
ERR0	LPC_55S	LPC	LPC_AD_R<3..0> 13
ERR0	LPC_55S	LPC	LPC_FRAME_L 13 44 46
ERR0	LPC_55S	LPC	LPC_FRAME_R_L 13
LPC Clocks			
ERR0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS 19 46
ERR0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS_R 11 19
ERR0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC 19 44
ERR0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R 11 19

PCH Clocks

Electrical Constraint Set	Physical	Spacing	
PCH Reference Clock			
ERR0	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_SB 11 19
ERR0	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_SB_R 11
PCH RTC 32K			
ERR0	CLK_XTAL	XTAL	PCH_CLK32K_RTCX1 11 19
ERR0	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2 11 19
ERR0	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R 19
SMC 32K			
ERR0	CLK_PCH_55S	CLK_PCH	PM_CLK32K_SUSCLK_R 12 45
ERR0	CLK_PCH_55S	CLK_PCH	SMC_CLK32K 44 45

25 MHz Reference Clocks

Electrical Constraint Set	Physical	Spacing	
25M Reference Crystal			
ERR0	CLK_XTAL	XTAL	SYSCLK_CLK25M_X1 19
ERR0	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2 19
ERR0	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2_R 19
25M Reference Clocks			
ERR0	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_ENET 19 35
ERR0	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_ENET_R 19
ERR0	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_TBT 19 26
ERR0	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_TBT_R 26

HDA

Electrical Constraint Set	Physical	Spacing	
HDA			
ERR0	HDA_55S	HDA	HDA_BIT_CLK 11 52
ERR0	HDA_55S	HDA	HDA_BIT_CLK_R 11
ERR0	HDA_55S	HDA	HDA_RST_L 11 52
ERR0	HDA_55S	HDA	HDA_RST_R_L 11
ERR0	HDA_55S	HDA	HDA_SDOUT 11 52
ERR0	HDA_55S	HDA	HDA_SDOUT_R 11 19
ERR0	HDA_55S	HDA	HDA_SYNC 11 52
ERR0	HDA_55S	HDA	HDA_SYNC_R 11
ERR0	HDA_55S	HDA	HDA_SDIN0 11 52
ERR0	HDA_55S	HDA	AUD_SDI_R 52
SPDIF			
ERR0		HDA	AUD_SPDIF_CHIP 52
ERR0		HDA	AUD_SPDIF_OUT 52 56

SPI Bootrom

Electrical Constraint Set	Physical	Spacing	
SPI ROM			
ERR0	SPI_50S	SPI	SPI_CLK_R 13 46
ERR0	SPI_50S	SPI	SPI_CLK 46
ERR0	SPI_50S	SPI	SPI_ALT_CLK 46
ERR0	SPI_50S	SPI	SPI_SMC_CLK 44 46
ERR0	SPI_50S	SPI	SPI_MLB_CLK 46
ERR0	SPI_50S	SPI	SPI_CS0_R_L 13 46
ERR0	SPI_50S	SPI	SPI_CS0_L 46
ERR0	SPI_50S	SPI	SPI_ALT_CS_L 46
ERR0	SPI_50S	SPI	SPI_SMC_CS_L 44 46
ERR0	SPI_50S	SPI	SPI_MLB_CS_L 46
ERR0	SPI_50S	SPI	SPI_MOSI_R 13 46
ERR0	SPI_50S	SPI	SPI_MOSI 46
ERR0	SPI_50S	SPI	SPI_ALT_MOSI 46
ERR0	SPI_50S	SPI	SPI_SMC_MOSI 44 46
ERR0	SPI_50S	SPI	SPI_MLB_MOSI 46
ERR0	SPI_50S	SPI	SPI_MISO 13 46
ERR0	SPI_50S	SPI	SPI_ALT_MISO 46
ERR0	SPI_50S	SPI	SPI_SMC_MISO 44 46
ERR0	SPI_50S	SPI	SPI_MLB_MISO 46
ERR0	SPI_50S	SPI	SPIROM_USE_MLB 14 46

SYNC MASTER=J16_MLB SYNC DATE=12/03/2012

PCH and BR Constraints

Apple Inc.

DRAWING NUMBER: 051-0164 SIZE: D

REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 115 OF 123
SHEET: 79 OF 86

USB

USB-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include USB_85D and USB_90D.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include USB2_PHY and USB3_PHY.

USB-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB2_ISO and USB3_ISO.

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table with 7 columns: Section, Imp, Design, Iso, Design, Comments. Rows include 12.2.1 and 13.3.1.

Constraints

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include USB2 and USB3.

Caesar IV (Ethernet/SD)

CIV-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include ENET_50S, ENET_100D, and SD_50S.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include ENET_COMP_PHY, ENET_DIFF_PHY, SD_PHY, and CIV_SPI.

CIV-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include ENET_DIFF_ISO, ENET_DIFF2DIFF, ENET_TRANS_ISO, and COMP_ENET_ISO.

Constraints

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include ENET_DIFF and ENET_TRANS.

2 kv isolation

SD

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SD_ISO.

SD

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes SD.

Camera Processor-to-Camera Sensor I/F (SMIA/MIPI)

Camera Processor's SMIA Interface Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMIA_100D.

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row includes SMIA_DIFF_PHY.

Camera Processor's SMIA Interface Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SMIA_DIFF_ISO and SMIA_DIFF2DIFF.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes SMIA_DIFF.

USB 3.0 and USB 2.0 Trixies Muxing

Large table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a list of signals like USB3_EXTD_RX_P, USB3_EXTD_RX_N, etc.

RMH Love

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a list of signals like USB2_MIXED_BT, USB2_MIXED_BT, etc.

Et tu Brute?

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a list of signals like ENET_MDI, ENET_MDI, ENET_TRANS, etc.

Camera Processor-Camera Sensor I/F

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a list of signals like SMIA_DP, SMIA_DP, SMIA_CLK_P, etc.

Metadata block containing SYNC MASTER=J16 MLB, SYNC DATE=12/03/2012, USB/Ethernet/SD Constraints, Apple Inc. logo, and drawing number 051-0164.

SMBus

SMBus-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: SMB_55S, *, =55_OHM_SE, =55_OHM_SE, =55_OHM_SE, =55_OHM_SE, =STANDARD, =STANDARD.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row 1: SMB_PHY, *, SMB_55S.

SMBus-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: SMB_ISO, *, =2x_DIELECTRIC, ?.

Constraints

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row 1: SMB, *, *, SMB_ISO.

Sensor

Sensor-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: 1:1_DIFFPAIR, *, Y, =STANDARD, =STANDARD, =STANDARD, 0.1 MM, 0.085 MM.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row 1: SNS_DIFF_PHY, *, 1:1_DIFFPAIR.

Sensor-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: SENSE_ISO, *, =1.5:1_SPACING, ?.

Constraints

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include SENSE, POWER, GND with various constraints.

SMC Generic Control Line Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: SMC_ISO, *, =1:1_SPACING, ?.

Constraints

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row 1: SMC_CTRL, *, *, SMC_ISO.

SMC Generic Control Line Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: SMC_50S, *, =50_OHM_SE, =50_OHM_SE, =50_OHM_SE, =50_OHM_SE, =STANDARD, =STANDARD.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row 1: SMC_GEN, *, SMC_50S.

Current/Voltage Sense

Large table with columns: Electrical Constraint Set, Physical, Spacing. Rows include Common, 12V S5 (System Total), HDD, SSD, VDDQ S3 (DDR), CPU Core, PP1V05_S0_PCH, PP1V5_S0, and Airport.

SMC

Table with columns: Electrical Constraint Set, Physical, Spacing. Rows include SMC components like CLK_XTAL, SMC_CTRL, SMC_LRESET_L, etc.

SMBus

Table with columns: Electrical Constraint Set, Physical, Spacing. Rows include SMC and PCH components like SMBUS_SMC_0_S0_SCL, SMBUS_PCH_CLK, etc.

Temperature Sense

Table with columns: Electrical Constraint Set, Physical, Spacing. Rows include EMC1414-1 (Production) and TMP423 (Development) temperature sensors.

Metadata block containing: SYNC MASTER=J16 NICK, SYNC DATE=01/10/2013, DRAWING NUMBER 051-0164, Apple Inc. logo, and a notice of proprietary property.

DC-DC

Power-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GND_P3MM	*	Y	0.300 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
GND_P5MM	*	Y	0.500 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
POWER_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
POWER_P3MM	*	Y	0.300 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
POWER_P6MM	*	Y	0.600 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_P5MM
GND	BGA	GND_P3MM
POWER	*	POWER_P6MM
POWER	BGA	POWER_P3MM
VR_CTL_PHY	*	POWER_P3MM
VR_CTL_PHY	BGA	STANDARD
VR_VID_PHY	*	POWER_50S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VR_DIDT_PHY	*	POWER_P6MM
VR_DIDT_PHY	BGA	STANDARD

Power-specific Spacing Definitions
Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_ISO	*	=STANDARD	?
GND_ISO	*	=STANDARD	?

Constraints
Power and Common

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	POWER_ISO
GND	*	*	GND_ISO

DC-DC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SWNODE_ISO	*	=8:1_SPACING	1000
SWNODE_SW2SW	*	=1:1_SPACING	?
SWNODE_SW2PWR	*	=2:1_SPACING	?
SWNODE_SW2GND	*	=2:1_SPACING	?

DC-DC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_SWITCH	*	*	SWNODE_ISO
VR_SWITCH	*	BGA	BGA_P1MM
VR_SWITCH	VR_SWITCH	*	SWNODE_SW2SW
VR_SWITCH	POWER	*	SWNODE_SW2PWR
VR_SWITCH	GND	*	SWNODE_SW2GND

DC-DC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL_ISO	*	=3:1_SPACING	?
VR_VID_ISO	*	=4X_DIELECTRIC	?

DC-DC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CTL	*	*	VR_CTL_ISO
VR_VID	*	*	VR_VID_ISO

PCH/GPU/TBT 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
REG VCC U7400	POWER	POWER	5V		
REG PVCC U7400	POWER	POWER	5V		
Local Ground					
AGND P1V05S0	GND	GND	0V		
1.05V S0					
REG PHASE P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG PHASE P1V05S0 L	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT P1V05S0 RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE
REG UGATE P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG UGATE P1V05S0 R	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG LGATE P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG SNUBBER P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG P1V05S0 OCSET	VR_CTL_PHY	VR_CTL			
REG P1V05S0 VO	VR_CTL_PHY	VR_CTL			
REG P1V05S0 FB		SENSE			
REG P1V05S0 RTN		SENSE			
REG P1V05S0 SREF	VR_CTL_PHY	VR_CTL			
REG P1V05S0 FSEL	VR_CTL_PHY	VR_CTL			
Output Bus					
PP1V05_S0	POWER	POWER	1.05V		
FET Switched					
PP1V05_TBTLIC	POWER	POWER	1.05V		
PP1V05_TBTCIO	POWER	POWER	1.05V		

VDDQ S3 (1.35V)/VTT S0

Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus				
REG V5IN U7300	POWER	POWER	5V	
Local Ground				
AGND VDDQ3	GND	GND	0V	
VDDQ S3				
REG PHASE VDDQ3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE
REG PHASE VDDQ3 L	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE
REG BOOT VDDQ3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE
REG BOOT VDDQ3 RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE
REG UGATE VDDQ3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE
REG UGATE VDDQ3 R	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE
REG LGATE VDDQ3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE
REG SNUBBER VDDQ3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE
REG VDDQ3 VDDQ3NS	VR_CTL_PHY	VR_CTL		
REG VDDQ3 VREF	VR_CTL_PHY	VR_CTL		
REG VDDQ3 REFIN	VR_CTL_PHY	VR_CTL		
REG VDDQ3 MODE	VR_CTL_PHY	VR_CTL		
REG VDDQ3 TRIP	VR_CTL_PHY	VR_CTL		
LDO DDRVTT0 SNS	VR_CTL_PHY	VR_CTL		
REG VDDQ3 VTTREF	VR_CTL_PHY	VR_CTL		
Output Bus				
PPVDDQ S3	POWER	POWER	1.35V	
PPDDRVT S0	POWER_DDR	POWER_DDR	0.675V	
FET Switched				
PPVDDQ S0	POWER	POWER	1.35V	
Sensed				
PPVDDQ S3_DDR	POWER	POWER	1.35V	
PPVDDQ S0_CPU	POWER	POWER	1.35V	

SYNC MASTER=J16 NICK SYNC DATE=01/10/2013

VReg Constraints

Apple Inc.

DRAWING NUMBER: 051-0164
REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 118 OF 123
SHEET: 82 OF 86

CPU VCC Phases

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
PP12V	POWER	POWER	1.2V			PP12V_S0_CPUVCC_FLT 61 62
REG_VCC_U7000	POWER	POWER	5V			61
Local Ground						
AGND_CPU	GND	GND	0V			61 62 71
Phase 1						
REG_THWN_1	VR_CTL_PHY	VR_CTL				62
REG_PWM_CPUVCC_1	VR_CTL_PHY	VR_CTL				61 62
REG_PWM_CPUVCC_1_R	VR_CTL_PHY	VR_CTL				61
REG_PHASE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		62
REG_PHASE_CPUVCC1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		62
REG_BOOT_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		62
REG_BOOT_CPUVCC_1_RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	62
REG_SNUBBER_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		62
PPCPUVCC_S0_SENSE_1	POWER	POWER	1.8V			62
REG_ISENVCC_1_P	SNS_DIFF_PHY	SENSE				61 62
REG_ISENVCC_1_N	SNS_DIFF_PHY	SENSE				62
REG_ISENVCC_1_NR	SNS_DIFF_PHY	SENSE				61 62
Phase 2						
REG_THWN_2	VR_CTL_PHY	VR_CTL				62
REG_PWM_CPUVCC_2	VR_CTL_PHY	VR_CTL				61 62
REG_PWM_CPUVCC_2_R	VR_CTL_PHY	VR_CTL				61
REG_PHASE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		62
REG_PHASE_CPUVCC2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		62
REG_BOOT_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		62
REG_BOOT_CPUVCC_2_RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	62
REG_SNUBBER_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		62
PPCPUVCC_S0_SENSE_2	POWER	POWER	1.8V			62
REG_ISENVCC_2_P	SNS_DIFF_PHY	SENSE				61 62
REG_ISENVCC_2_N	SNS_DIFF_PHY	SENSE				62
REG_ISENVCC_2_NR	SNS_DIFF_PHY	SENSE				61 62
Phase 3						
REG_THWN_3	VR_CTL_PHY	VR_CTL				62
REG_PWM_CPUVCC_3	VR_CTL_PHY	VR_CTL				61 62
REG_PWM_CPUVCC_3_R	VR_CTL_PHY	VR_CTL				61
REG_PHASE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		62
REG_PHASE_CPUVCC3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		62
REG_BOOT_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		62
REG_BOOT_CPUVCC_3_RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	62
REG_SNUBBER_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		62
PPCPUVCC_S0_SENSE_3	POWER	POWER	1.8V			62
REG_ISENVCC_3_P	SNS_DIFF_PHY	SENSE				61 62
REG_ISENVCC_3_N	SNS_DIFF_PHY	SENSE				62
REG_ISENVCC_3_NR	SNS_DIFF_PHY	SENSE				61 62

CPU VCC Controller

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
ISL6372						
REG_CPUVCC_DVC	VR_CTL_PHY	VR_CTL				61
CPUVCC_DVC_RC	VR_CTL_PHY	VR_CTL				61
CPUVCC_FB_RC_2	VR_CTL_PHY	VR_CTL				61
REG_CPUVCC_COMP	VR_CTL_PHY	VR_CTL				61
CPUVCC_COMP_RC	VR_CTL_PHY	VR_CTL				61
REG_CPUVCC_FB	VR_CTL_PHY	VR_CTL				61
CPUVCC_FB_RC	VR_CTL_PHY	VR_CTL				61
CPUVCC_FB_R_1	VR_CTL_PHY	VR_CTL				61
CPUVCC_FB_R_2	VR_CTL_PHY	VR_CTL				61
CPUVCC_PSICOMP_RC	VR_CTL_PHY	VR_CTL				61
REG_CPUVCC_PSICOMP	VR_CTL_PHY	VR_CTL				61
REG_CPUVCC_HECOMP	VR_CTL_PHY	VR_CTL				61
CPU_VCCSENSE_P	SNS_DIFF_PHY	SENSE				8 61
CPU_VCCSENSE_N	SNS_DIFF_PHY	SENSE				9 61
CPU_VCCSENSE_R_P	SNS_DIFF_PHY	SENSE				61
CPU_VCCSENSE_R_N	SNS_DIFF_PHY	SENSE				61
SNS_VCC_XW_P	SNS_DIFF_PHY	SENSE	1.8V			61
SNS_VCC_XW_N	SNS_DIFF_PHY	SENSE	0V			61
REG_CPUVCC_VSEN						61
REG_CPUVCC_RGND						61
REG_CPUVCC_VIN						61
REG_CPUVCC_IMON	VR_CTL_PHY	VR_CTL				48 61
CPUVCC_IMON_R	VR_CTL_PHY	VR_CTL				61
REG_CPUVCC_TM	VR_CTL_PHY	VR_CTL				61
REG_CPUVCC_IMX	VR_CTL_PHY	VR_CTL				61
REG_CPUVCC_NPSI	VR_CTL_PHY	VR_CTL				61
REG_CPUVCC_FDVID	VR_CTL_PHY	VR_CTL				61
REG_CPUVCC_TMX	VR_CTL_PHY	VR_CTL				61
REG_CPUVCC_MEMVRSEL	VR_CTL_PHY	VR_CTL				61
REG_CPUVCC_RSET	VR_CTL_PHY	VR_CTL				61
CPU_VIDSCLK	VR_VID_PHY	VR_VID				8 61
CPU_VIDSCLK_R	VR_VID_PHY	VR_VID				8
CPU_VIDALERT_L	VR_VID_PHY	VR_VID				8 61
CPU_VIDALERT_R_L	VR_VID_PHY	VR_VID				8
CPU_VIDSOUT	VR_VID_PHY	VR_VID				8 61
CPU_VIDSOUT_R	VR_VID_PHY	VR_VID				8
Output Bus						
PPCPUVCC_S0_CPU	POWER	POWER	1.8V			70

SYNC MASTER=J16 ROSSANA SYNC DATE=12/14/2012

CPU VReg Constraints


Apple Inc.

DRAWING NUMBER: 051-0164 SIZE: D

REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 119 OF 123
 SHEET: 83 OF 86



12V

Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus					
POWER	POWER	12V			PP12V ACDC 70
FET Switched					
POWER	POWER	12V			PP12V S5 70
POWER	POWER	12V			PP12V S0 70
Sensed					
POWER	POWER	12V			PP12V G3H 70

3.42V G3H

Physical	Spacing	Voltage	DIDT	NO_TEST	
3.42V G3H					
POWER	VR_SWITCH	12V	TRUE		P3V42G3H_BOOST 60
POWER	VR_SWITCH	12V	TRUE		P3V42G3H_SW 60
VR_CTL_PHY	VR_CTL				P3V42G3H_FB 60
VR_CTL_PHY	VR_CTL				P3V42G3H_SHDN_L 60
Output Bus					
POWER	POWER	3.425V			PP3V42 G3H 70

3.3V G3

Physical	Spacing	Voltage	DIDT	NO_TEST	
POWER	POWER	3.3V			PP3V3 G3 70

3.3V S5/5V S4

Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus					
POWER	POWER	12V			REG VIN U7600 65
POWER	POWER	5V			REG VCC1 U7600 65
POWER	POWER	5V			REG VCC2 U7600 65
3.3V S5					
VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG PHASE P3V3S5 65
VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG BOOT P3V3S5 65
VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT P3V3S5_RC 65
VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG UGATE P3V3S5 65
VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG LGATE P3V3S5 65
VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P3V3S5 65
VR_CTL_PHY	VR_CTL				REG P3V3S5_ISEN 65
VR_CTL_PHY	VR_CTL				REG P3V3S5_OCSET 65
VR_CTL_PHY	VR_CTL				REG P3V3S5_FSET 65
VR_CTL_PHY	VR_CTL				REG P3V3S5_VOUT 65
VR_CTL_PHY	VR_CTL				REG P3V3S5_VOUT_R 65
VR_CTL_PHY	VR_CTL				REG P3V3S5_FB 65
5V S3					
VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG PHASE P5VS4 65
VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG BOOT P5VS4 65
VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT P5VS4_RC 65
VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG UGATE P5VS4 65
VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG LGATE P5VS4 65
VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P5VS4 65
VR_CTL_PHY	VR_CTL				REG P5VS4_ISEN 65
VR_CTL_PHY	VR_CTL				REG P5VS4_OCSET 65
VR_CTL_PHY	VR_CTL				REG P5VS4_FSET 65
VR_CTL_PHY	VR_CTL				REG P5VS4_VOUT 65
VR_CTL_PHY	VR_CTL				REG P5VS4_VOUT_R 65
VR_CTL_PHY	VR_CTL				REG P5VS4_FB 65
Output Bus					
POWER	POWER	5V			PP5V S5 70
POWER	POWER	5V			PP5V S4 70
POWER	POWER	3.3V			PP3V3 S5 70
FET Switched					
POWER	POWER	5V			PP5V S0 70
POWER	POWER	3.3V			PP3V3 S4 70
POWER	POWER	3.3V			PP3V3 S0 70
POWER	POWER	3.3V			PP3V3 S0 SSD 70
POWER	POWER	3.3V			PP3V3 ENET 70
POWER	POWER	3.3V			PP3V3 TBTLC 70
Sensed					
POWER	POWER	3.3V			PPSSD S0 70
POWER	POWER	3.3V			PP3V3 S4 AP 70

HDD S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
FET Switched					
POWER	POWER	5V			PPHDD S0 70
Sensed					
POWER	POWER	5V			PP5V S0 HDD 70

1V5 S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
OUTPUT BUS					
POWER	POWER	1.5V			PP1V5 S0 70
VR_CTL_PHY	VR_CTL				REG P1V5S0_SS 64
VR_CTL_PHY	VR_CTL				REG P1V5S0_ISET 64
VR_CTL_PHY	VR_CTL				REG P1V5S0_ADJ 64

Ground/Common

Physical	Spacing	Voltage	DIDT	NO_TEST	
Common					
GND	GND	0V			GND 70

SYNC MASTER=J16 ROSSANA SYNC DATE=12/20/2012

Platform VReg Constraints

Apple Inc.

DRAWING NUMBER: 051-0164
REVISION: 12.4.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 120 OF 123
SHEET: 84 OF 86

Thunderbolt

Thunderbolt-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include TBT_I2C_55S, TBT_SPI_55S, and TBTDP_90D.

Thunderbolt-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include TBT_I2C, TBT_SPI, and TBTDP.

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes DP_85D.

DP-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes DISPLAYPORT.

Pairs should be within 100 mils of clock length. Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, Value. Rows include constraints for DP_TBTSNK0, DP_TBTSNK1, DP_TBTSPK, DP_TBTSPK1, DP_TBTSRC, and DP_TBTSRC_AUXCH.

*: Only used on hosts supporting T29 video-in

DisplayPort

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, Value. Rows include constraints for DP_INTN, DP_INTPNL, and DP_INT_SPDIF.

TBT/DP Net Properties

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, Value. Rows include constraints for Port A and Port B, covering various signal types like D2R, LSX, and AUXCH.

Backlight Controller

BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

BLC-specific Spacing Definitions

BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	0.45mm	1000

Constraints

BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_CTL	*	BLC_CTL_ISO
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

Is it chel'oh or sel'oh?

Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus				
POWER	POWER	12V		PP12V_BKLT_SNS
POWER	POWER	12V		PP12V_BKLT_FUSED
POWER	POWER	12V		PP12V_S0_BKLT_FLT
POWER	POWER	12V		PP12V_S0_BKLT_PWR
POWER	POWER	12V		PP12V_S0_BKLT_PWR_R
POWER	POWER	5V		PP5V_S0_BKLT_R
POWER	POWER	1.3V		PP1V3_S0_BKLT_VDDIO_R
Local Ground				
BLC_CTL_PHY	BLC_PHASE	0V		PGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		DGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		LGND_BKLT
Backlight				
POWER_BLC	BLC_PHASE	80V	TRUE	BKLT_PHASE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE_R
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_SNUBBER
BLC_CTL_PHY	BLC_PHASE	12V	TRUE	BKLT_SW_R
BLC_CTL_PHY	BLC_CTL			BKLT_ISET
BLC_CTL_PHY	BLC_CTL			BKLT_FLT
BLC_CTL_PHY	BLC_CTL			BKLT_FLT_RC
SNS_DIEF_PHY	SENSE			BKLT_SW_P
SNS_DIEF_PHY	SENSE			BKLT_SW_N
SENSE				BKLT_FB
BLC_HV		67V		BKLT_FB_XW
BLC_HV		67V		BKLT_FB_R
POWER_BLC_RET	BLC_CTL			BKLT_ISEN1
POWER_BLC_RET	BLC_CTL			BKLT_ISEN2
POWER_BLC_RET	BLC_CTL			BKLT_ISEN3
POWER_BLC_RET	BLC_CTL			BKLT_ISEN4
POWER_BLC_RET	BLC_CTL			BKLT_ISEN5
POWER_BLC_RET	BLC_CTL			BKLT_ISEN6
POWER_BLC_RET	BLC_HV			BKLT_ISEN1_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN2_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN3_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN4_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN5_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN6_R
POWER_BLC_RET	BLC_HV			LED_RETURN_1
POWER_BLC_RET	BLC_HV			LED_RETURN_2
POWER_BLC_RET	BLC_HV			LED_RETURN_3
POWER_BLC_RET	BLC_HV			LED_RETURN_4
POWER_BLC_RET	BLC_HV			LED_RETURN_5
POWER_BLC_RET	BLC_HV			LED_RETURN_6
Output Bus				
POWER_BLC	BLC_HV	67V		BKLT_BOOST
POWER_BLC	BLC_HV	67V		BKLT_BOOST_1
POWER_BLC	BLC_HV	67V		BKLT_BOOST_2

Cello Miscellaneous

Electrical Constraint Set	Physical	Spacing
SPI	SMB_PHY	SMB
SMB	SMB_PHY	SMB
SMB	SMB_PHY	SMB
		BKLT_SCL
		BKLT_SDA

SYNC MASTER=J16 MLB		SYNC DATE=12/03/2012	
BLC Constraints			
Apple Inc.		DRAWING NUMBER	051-0164
		REVISION	12.4.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	123 OF 123
		SHEET	86 OF 86