

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# D7 MLB

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2012-01-12

LAST\_MODIFIED=Thu Jan 12 10:24:09 2012

Page	Contents	Sync	Date
1	Table of Contents	K70_MLB	11/30/2011
2	System Block Diagram	K70_MLB	11/30/2011
3	Power Block Diagram	D7_NICK	01/03/2012
4	BOM Configuration	D7_NICK	12/13/2011
5	DEBUG LEDS	K70_MLB	11/30/2011
6	Power Connectors/Aliases	D7_NICK	01/11/2012
7	Holes/PD parts	K70_MLB	11/30/2011
8	Unused Signal Aliases	K70_MLB	11/30/2011
9	Signal Aliases	K70_MLB	11/30/2011
10	CPU DMI/PEG/FDI/RSVD	K70_MLB	11/30/2011
11	CPU CLOCK/MISC/JTAG	K70_MLB	11/30/2011
12	CPU DDR3 INTERFACES	K70_MLB	11/30/2011
13	CPU POWER	K70_MLB	11/30/2011
14	CPU GROUNDS	K70_MLB	11/30/2011
15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	D7_TONY	01/11/2012
16	CPU NON-GFX DECOUPLING	K70_MLB	11/30/2011
17	GFX DECOUPLING & PCH PWR ALIAS	K70_MLB	11/30/2011
18	PCH SATA/PCIE/CLK/LPC/SPI	K70_MLB	11/30/2011
19	PCH DMI/FDI/GRAPHICS	K70_MLB	11/30/2011
20	PCH PCI/USB	K70_MLB	11/30/2011
21	PCH MISC	D7_TONY	01/11/2012
22	PCH POWER	K70_MLB	11/30/2011
23	PCH GROUNDS	K70_MLB	11/30/2011
24	PCH DECOUPLING	K70_MLB	11/30/2011
25	CPU and PCH XDP	K70_MLB	11/30/2011
26	CHIPSET SUPPORT	K70_MLB	11/30/2011
27	USB HUB	D7_NICK	12/13/2011
28	CPU Memory S3 Support	K70_MLB	11/30/2011
29	DDR3 SO-DIMM Connector A	K70_MLB	11/30/2011
30	DDR3 SO-DIMM Connector B	K70_MLB	11/30/2011
31	DDR3 ALIASES AND BITSWAPS	K70_MLB	11/30/2011
32	DDR3/FRAMEBUF VREF MARGINING	K70_MLB	11/30/2011
33	AIRPORT/BT	D7_NICK	12/13/2011
34	Thunderbolt Host (1 of 2)	D7_DOUG	01/11/2012
35	Thunderbolt Host (2 of 2)	D7_DOUG	01/11/2012
36	Thunderbolt Power Support	D7_DOUG	01/11/2012
37	ETHERNET PHY (CAESAR IV)	D7_NICK	01/12/2012
38	Ethernet Support & Connector	D7_NICK	01/12/2012
39	SD READER CONNECTOR	D7_NICK	01/12/2012
40	Camera Controller	D7_TONY	01/11/2012
41	SATA Connectors	D7_NICK	12/16/2011
42	EXTERNAL USB PORTS A & B	D7_NICK	01/04/2012
43	EXTERNAL USB PORTS C & D	D7_NICK	01/04/2012
44	SMC	D7_DOUG	01/11/2012
45	SMC Support	D7_DOUG	01/11/2012
46	SPI and Debug Connector	D7_NICK	12/13/2011
47	SMBus Connections	D7_DOUG	01/03/2012
48	I and V Sense(Production)	D7_DOUG	01/06/2012

Page	Contents	Sync	Date
49	I and V Sense(Development)	K70_MLB	11/30/2011
50	Temperature Sensors	D7_DOUG	12/13/2011
51	System Fan	K70_MLB	11/30/2011
52	AUDIO: CODEC/REGULATORS	D7_BRECKE	01/03/2012
53	AUDIO: HEADPHONE AMP	D7_BRECKE	01/03/2012
54	AUDIO: LEFT SPKR AMP	D7_BRECKE	01/03/2012
55	AUDIO: RIGHT SPKR AMP	D7_BRECKE	01/03/2012
56	AUDIO: Jack, Mikey, CHS Switch	D7_BRECKE	01/03/2012
57	Audio: Spkr/Mic Conn.	D7_BRECKE	01/03/2012
58	AUDIO: Detects/Grounding	D7_BRECKE	01/03/2012
59	AUDIO: Speaker ID	D7_BRECKE	01/03/2012
60	PM Regulator Enables	D7_NICK	12/13/2011
61	PM Power Good	D7_NICK	12/13/2011
62	VReg CPU Core/AXG Cntl	D7_NICK	01/04/2012
63	VReg CPU Core Phases	D7_NICK	01/04/2012
64	VReg CPU AXG Phases	D7_NICK	01/04/2012
65	VReg CPU/PCH 1.05V S0	D7_NICK	01/04/2012
66	VReg CPU VccSA S0	D7_NICK	01/04/2012
67	VReg 3.3V S5/S5V S4	D7_NICK	01/04/2012
68	VReg VDDQ and 1.8V S0	D7_NICK	01/04/2012
69	VReg G3Hot	D7_NICK	01/04/2012
70	FET-Controlled S0 and S4	D7_NICK	01/04/2012
71	KEPLER PCI-E	D7_TONY	01/10/2012
72	KEPLER CORE/FB POWER	D7_TONY	01/10/2012
73	KEPLER FRAME BUFFER I/F	D7_TONY	01/10/2012
74	1V05 GPU POWER SUPPLY	D7_NICK	01/03/2012
75	GDDR5 Frame Buffer A	D7_TONY	12/13/2011
76	GDDR5 Frame Buffer B	D7_TONY	12/13/2011
77	KEPLER EDP/DP/GPIO	D7_TONY	12/13/2011
78	KEPLER GPIOs,CLK & STRAPS	D7_TONY	01/10/2012
79	KEPLER PEX PWR/GNDS	D7_TONY	01/10/2012
80	VReg GPU Core	D7_NICK	01/03/2012
81	Internal DP Support	K70_MLB	11/30/2011
82	Internal DP MUXing	D7_NICK	12/14/2011
83	TBT DDC Crossbar	D7_DOUG	12/15/2011
84	Thunderbolt Connector A	D7_DOUG	12/15/2011
85	Thunderbolt Connector B	D7_DOUG	12/15/2011
86	LCD Backlight Driver (LP8545)	D7_NICK	01/03/2012
87	K70 Rule Definitions	D7_DAVE	12/12/2011
88	DDR3 Constraints	D7_DAVE	12/12/2011
89	CPU PCIe Constraints	D7_DAVE	12/12/2011
90	PCH PCIe/DMI Constraints	D7_DAVE	12/12/2011
91	SATA/FDI/XDP Constraints	D7_DAVE	12/12/2011
92	PCH and BR Constraints	D7_DAVE	12/12/2011
93	USB/Ethernet/SD Constraints	D7_DAVE	12/12/2011
94	SMBus/Sensor Constraints	D7_DOUG	01/03/2012
95	VReg Constraints	D7_DAVE	12/12/2011
96	CPU VReg Constraints	D7_DAVE	12/12/2011
97	Platform VReg Constraints	D7_DAVE	12/12/2011
98	TBT/DP Constraints	D7_NICK	12/13/2011
99	GDDR5/GPU Constraints	D7_DAVE	12/12/2011
100	BLC Constraints	D7_DAVE	12/12/2011

### Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9509	1	SCH,MLB,D7	SCH	CRITICAL	
820-3302	1	PCBF,MLB,D7	PCB	CRITICAL	

DRAWING  
 TITLE=D7  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Thu Jan 12 10:24:09 2012

DRAWING TITLE		SCH, D7, MLB	
Apple Inc.	DRAWING NUMBER	051-9509	SIZE D
	REVISION	4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 100	
IV ALL RIGHTS RESERVED.			

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

System Block diagram can be found on Kismet

PATH: Kismet > K70/72 > Block Diagrams > K70 Block Diagram

C

C

B

B

A

A

8

7

6


5


4

3

2

1

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE System Block Diagram			
 Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
		REVISION 4.2.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 2 OF 113
		SHEET	2 OF 100



SYNC MASTER=D7 NICK		SYNC DATE=01/03/2012	
<b>Power Block Diagram</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		3 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		3 OF 100	
IV ALL RIGHTS RESERVED			

Main BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-4441	PCBA,MLB,DEV,D7	DEVELOPMENT,D7_DEVEL
639-3566	PCBA,MLB,D7,GSA,GOOD	D7_COMMON,CPU:GOOD,GPU:GSA,GS,FBA,SSD:N,EEEE:DF98
639-3668	PCBA,MLB,D7,GSB,GOOD	D7_COMMON,CPU:GOOD,GPU:GSB,GS,FBB,SSD:N,EEEE:F117
639-3567	PCBA,MLB,D7,GTX,BETTER	D7_COMMON,CPU:BETTER,GPU:107GTX,FBA,FBB,SSD:Y,EEEE:DT42
639-3665	PCBA,MLB,D7,GTX,CTO	D7_COMMON,CPU:CTO,GPU:107GTX,FBA,FBB,SSD:Y,EEEE:F116

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7122	1	MLB LABEL,48.0X4.8	EEEE_DF98	CRITICAL	EEEE:DF98
825-7122	1	MLB LABEL,48.0X4.8	EEEE_DT42	CRITICAL	EEEE:DT42
825-7122	1	MLB LABEL,48.0X4.8	EEEE_F116	CRITICAL	EEEE:F116
825-7122	1	MLB LABEL,48.0X4.8	EEEE_F117	CRITICAL	EEEE:F117

BOM Groups

BOM GROUP	BOM OPTIONS
D7_COMMON	COMMON,ALTERNATE,D7_COMMON1,D7_COMMON2,D7_PROGPARTS
D7_COMMON1	XDP,RSMRST:SMC,SPEAKERID,TBTHV:P12V
D7_COMMON2	SNS_CPUCORE:3PHASE,CPUCOREDRV:ISL6612,IG:N,GPU_ROM:YES,SNS_GPUS0:K70,SNS_VDDQS3_DDR:Y
D7_PROGPARTS	SMC:PROTO1,BOOTROM:PROG,T29ROM:PROG,CIVROM:PROG,CAMROM:PROG
D7_DEVEL	XDP_CONN,LPCPLUS,VREFMRGN:EXT,BKLT_PWM,DEVEL_SENSORS,DEVEL_AUDIO
DEVEL_SENSORS	SNS_VDDQS0_GPU:Y,SNS_VDDQS3:Y,TEMPSNSDEV
D7_PRODUCTION	SNS_VDDQS0_GPU:N,SNS_VDDQS3:N,VREFMRGN:N

Add 'K70\_PRODUCTION' at RevA release

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4240	1	FVB,QC13,QS,EO,2.80,65W,4+1.1,10,6M,LGA	CPU	CRITICAL	CPU:GOOD
337S4258	1	FVB,QC48,QS,E1,2.90,65W,4+2.1,10,6M,LGA	CPU	CRITICAL	CPU:BETTER
337S4246	1	FVB,S80PN,FRQ,E1,3.10,65W,4+2.1,15,8M,LGA	CPU	CRITICAL	CPU:CTO

Replace with 65W part

Module Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4234	1	IC,PCB,PP7-D7,277,QS,CI	U1800	CRITICAL	
338S1047	1	IC,TBT,CR-4C,ES1,288 PCBGA,12X12MM	U3600	CRITICAL	
337S4221	1	IC,GPU,NV,GK107-GS-2/1-QS-A	U8000	CRITICAL	GPU:GSA
337S4220	1	IC,GPU,NV,GK107-GS-2/1-QS-A	U8000	CRITICAL	GPU:GSB
337S4239	1	IC,GPU,NV,GK107-GTX-QS-A2	U8000	CRITICAL	GPU:107GTX
343S0592	1	IC,BCM57766,CIV+,A0,8X8	U3900	CRITICAL	
607-9432	1	K70,GDDR5,SAMSUNG	VRAM	CRITICAL	GPU:107GTX

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S3493	1	IC,CR,V24.2,D7/D7I	U3690	CRITICAL	T29ROM:PROG
335S0865	1	IC,EEPROM,SERIAL,256KB,MLP8	U3690	CRITICAL	T29ROM:BLANK
335S0807	1	IC,64 MBIT SPI SERIAL FLASH	U5110	CRITICAL	BOOTROM:BLANK
341S3480	1	IC,PROGRMD,EPI ROM,K70	U5110	CRITICAL	BOOTROM:PROG
335S0862	1	IC,SERIAL FLASH,2MBIT,2.7V,REV F	U3990	CRITICAL	CIVROM:BLANK
341S3487	1	IC,ENET 1MBITFLASH,CIV,PVT,J40	U3990	CRITICAL	CIVROM:PROG
338S1098	1	IC,SMC12-A3,BLANK,D7	U4900	CRITICAL	SMC:BLANK
341S3484	1	IC,SMC,PROGRMD,PROTO1,D7	U4900	CRITICAL	SMC:PROTO1
341S3388	1	IC,SMC,PROGRMD,EVT,D7	U4900	CRITICAL	SMC:EVT
341S3389	1	IC,SMC,PROGRMD,DVT,D7	U4900	CRITICAL	SMC:DVT
341S3390	1	IC,SMC,PROGRMD,PVT,D7	U4900	CRITICAL	SMC:PVT
341S3409	1	IC,SMC,PROGRMD,PROD,D7	U4900	CRITICAL	SMC:PROD
341S3453	1	IC,CAMERA FLASH,K70/K72	U4202	CRITICAL	CAMROM:PROG
335S0852	1	IC,FLASH,SPI,1MBIT,3V3	U4202	CRITICAL	CAMROM:BLANK

Alternate: 335S0812

Alternate: 335S0854

Programmable Parts (unused)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0724	1	IC,1 MBIT SERIAL FLASH	U8701	CRITICAL	GPUROM:BLANK

Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0107	377S0126		ALL	USB diodes
157S0055	157S0058		ALL	Enet magnetics
376S1081	376S0975		ALL	P/NCh dual FET
341S3486	341S3487		ALL	P/NCh dual FET

CPU Socket

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0073	1	SOCKET,MOLEX,LGA1155,CPU-LF	U1000	CRITICAL	

CPU Socket Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
511S0071	511S0073		ALL	TYCO SOCKET
511S0072	511S0073		ALL	FOXCONN SOCKET

VRAM BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
607-9432	K70,GDDR5,SAMSUNG	FB:BOTH_SAMSUNG
607-9435	K70,GDDR5,HYNIX	FB:BOTH_HYNIX
607-9433	K70,GDDR5,SAMSUNG_CH1	FB:CH1_SAMSUNG
607-9436	K70,GDDR5,HYNIX_CH1	FB:CH1_HYNIX
607-9434	K70,GDDR5,SAMSUNG_CH2	FB:CH2_SAMSUNG
607-9437	K70,GDDR5,HYNIX_CH2	FB:CH2_HYNIX

VRAM Module Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333S0619	4	IC,SDRAM,GDDR5,32MX32,1.50HZ,G-DIE,HF	U8400,U8450,U8500,U8550	CRITICAL	FB:BOTH_SAMSUNG
333S0620	4	IC,GDDR5,32MX32,1.50HZ,VEBA 440MLB-DIE	U8400,U8450,U8500,U8550	CRITICAL	FB:BOTH_HYNIX
333S0631	2	IC,SDRAM,GDDR5,64MX32,4.2GBPS,D-DIE,HF	U8400,U8450	CRITICAL	FB:CH1_SAMSUNG
333S0630	2	IC,GDDR5,2GB,M-DIE,1708 FBGA	U8400,U8450	CRITICAL	FB:CH1_HYNIX
333S0631	2	IC,SDRAM,GDDR5,64MX32,4.2GBPS,D-DIE,HF	U8500,U8550	CRITICAL	FB:CH2_SAMSUNG
333S0630	2	IC,GDDR5,2GB,M-DIE,1708 FBGA	U8500,U8550	CRITICAL	FB:CH2_HYNIX

VRAM Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
607-9435	607-9432		VRAM	GDDR5_BOTH
607-9436	607-9433	GPU:GSA	VRAM	GDDR5_CH1
607-9437	607-9434	GPU:GSB	VRAM	GDDR5_CH2

GPU Module Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
607-9433	1	K70,GDDR5,SAMSUNG_CH1	VRAM	CRITICAL	GPU:GSA
607-9434	1	K70,GDDR5,SAMSUNG_CH2	VRAM	CRITICAL	GPU:GSB

SYNC MASTER=D7 NICK SYNC DATE=12/13/2011

**BOM Configuration**

Apple Inc.


DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 4 OF 113  
SHEET: 4 OF 100


S5 Led



ALL\_SYS\_PWRGD Led





GPU GOOD Led




This LED is a GPIO driven from the southbridge that indicates that chipset has enumerated graphics

VIDEO ON Led




SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
<b>DEBUG LEDS</b>			
 Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 4.2.0	BRANCH
		PAGE 5 OF 113	SHEET 5 OF 100



SYNC MASTER=D7 NICK		SYNC DATE=01/11/2012	
PAGE TITLE			
<b>Power Connectors/Aliases</b>			
		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	6 OF 113
		SHEET	6 OF 100
		SIZE	D


CPU Heatsink

4mm Plated Holes (998-0850)




WIRELESS CARD MTG HOLES

998-4560 (Plated holes, 2.3mm inner diameter, 4.3mm pad)



GPU HEATSINK MOUNTING FEATURES  
(860-0988)




POGO PINS

APN: 870-1939


Rear Cover

998-4559 (Plated holes, 4mm inner diameter, 8mm pad)




USB Can holes

998-3975 (Plated slot holes, 1.10mm x 0.45mm)



SSD STANDOFF

APN: 860-1461



SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
Holes/PD parts			
Apple Inc.	DRAWING NUMBER	051-9509	SIZE
	REVISION	4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		7 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		7 OF 100	
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
<p><b>CPU Reserved</b></p> <p>TP CPU RSVD&lt;16..1&gt; == NC CPU RSVD&lt;16..1&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CPU RSVD&lt;46..19&gt; == NC CPU RSVD&lt;46..19&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>CPU CFG&lt;15..12&gt; == TP CPU CFG&lt;15..12&gt; MAKE_BASE=TRUE</p> <p><b>CPU Memory</b></p> <p>TP MEM A DO CB&lt;7..0&gt; == NC MEM A DO CB&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP MEM A DOS N&lt;8&gt; == NC MEM A DOSN&lt;8&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP MEM A DOS P&lt;8&gt; == NC MEM A DOSP&lt;8&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP MEM B DO CB&lt;7..0&gt; == NC MEM B DO CB&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP MEM B DOS N&lt;8&gt; == NC MEM B DOSN&lt;8&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP MEM B DOS P&lt;8&gt; == NC MEM B DOSP&lt;8&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM A CLK N&lt;2..3&gt; == NC MEM A CLKN&lt;2..3&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM A CLK P&lt;2..3&gt; == NC MEM A CLKP&lt;2..3&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM A CS L&lt;2..3&gt; == NC MEM A CSL&lt;2..3&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM A CKE&lt;2..3&gt; == NC MEM A CKE&lt;2..3&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM B CLK N&lt;2..3&gt; == NC MEM B CLKN&lt;2..3&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM B CLK P&lt;2..3&gt; == NC MEM B CLKP&lt;2..3&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM B CS L&lt;2..3&gt; == NC MEM B CSL&lt;2..3&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM B CKE&lt;2..3&gt; == NC MEM B CKE&lt;2..3&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM A ODT&lt;2..3&gt; == NC MEM A ODT&lt;2..3&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM B ODT&lt;2..3&gt; == NC MEM B ODT&lt;2..3&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p><b>PCH USB</b></p> <p>USB PCH 4 N == NC USB PCH 4 N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 4 P == NC USB PCH 4 P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 5 N == NC USB PCH 5 N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 5 P == NC USB PCH 5 P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 6 N == NC USB PCH 6 N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 6 P == NC USB PCH 6 P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 11 N == NC USB PCH 11 N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 11 P == NC USB PCH 11 P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 12 N == NC USB PCH 12 N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 12 P == NC USB PCH 12 P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 13 N == NC USB PCH 13 N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 13 P == NC USB PCH 13 P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p><b>PCH PLL</b></p> <p>PP1V05 S0 PCH VCCAPLLDM12 == NC PP1V05 S0 PCH VCCAPLLDM12 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PP1V05 S0 PCH VCCAPLL EXP == NC PP1V05 S0 PCH VCCAPLL EXP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PP1V05 S0 PCH VCCAPLL SATA == NC PP1V05 S0 PCH VCCAPLL SATA MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p><b>PCH Clocks</b></p> <p>TP PCIE CLK100M PE4N == NC PCIE CLK100M PE4N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE4P == NC PCIE CLK100M PE4P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE6N == NC PCIE CLK100M PE6N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE6P == NC PCIE CLK100M PE6P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE7N == NC PCIE CLK100M PE7N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE7P == NC PCIE CLK100M PE7P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PE TX N&lt;3..0&gt; == NC PE TXN&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PE TX P&lt;3..0&gt; == NC PE TXP&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PE RX N&lt;3..0&gt; == NC PE RXN&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PE RX P&lt;3..0&gt; == NC PE RXP&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DMI MIDBUS CLK100M N == NC DMI MIDBUS CLK100N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DMI MIDBUS CLK100M P == NC DMI MIDBUS CLK100P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CLKOUT PEG A N == NC CLKOUT PEG AN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CLKOUT PEG A P == NC CLKOUT PEG AP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH CLKOUT DPN == NC PCH CLKOUT DPN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH CLKOUT DPP == NC PCH CLKOUT DPP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH CLK25M XTALOUT == NC PCH CLK25M XTALOUT MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH GPIO64 CLKOUTFLEX0 == NC PCH GPIO64 CLKOUTFLEX0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH GPIO65 CLKOUTFLEX1 == NC PCH GPIO65 CLKOUTFLEX1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH GPIO66 CLKOUTFLEX2 == NC PCH GPIO66 CLKOUTFLEX2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH GPIO67 CLKOUTFLEX3 == NC PCH GPIO67 CLKOUTFLEX3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p><b>PCH and CPU FDI</b></p> <p>CPU FDI TX N&lt;7..0&gt; == NC CPU FDI TXN&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>CPU FDI TX P&lt;7..0&gt; == NC CPU FDI TXP&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH FDI RX N&lt;7..0&gt; == NC PCH FDI RXN&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH FDI RX P&lt;7..0&gt; == NC PCH FDI RXP&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>CPU FDI FSYNC&lt;1..0&gt; == NC CPU FDI FSYNC&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>CPU FDI LSYNC&lt;1..0&gt; == NC CPU FDI LSYNC&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>CPU FDI INT == NC CPU FDI INT MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH FDI FSYNC&lt;1..0&gt; == NC PCH FDI FSYNC&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH FDI LSYNC&lt;1..0&gt; == NC PCH FDI LSYNC&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH FDI INT == NC PCH FDI INT MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p><b>PCH Unused Display</b></p> <p>TP CRT IG RED == NC CRT IG RED MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CRT IG GREEN == NC CRT IG GREEN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CRT IG BLUE == NC CRT IG BLUE MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CRT IG HSYNC == NC CRT IG HSYNC MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CRT IG VSYNC == NC CRT IG VSYNC MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CRT IG DDC CLK == NC CRT IG DDC CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CRT IG DDC DATA == NC CRT IG DDC DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B MLN&lt;3..0&gt; == NC DP IG B MLN&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B MLP&lt;3..0&gt; == NC DP IG B MLP&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B AUX N == NC DP IG B AUXN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B AUX P == NC DP IG B AUXP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B HPD == NC DP IG B HPD MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B DDC CLK == NC DP IG B DDC CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B DDC DATA == NC DP IG B DDC DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C MLN&lt;3..0&gt; == NC DP IG C MLN&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C MLP&lt;3..0&gt; == NC DP IG C MLP&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C AUX N == NC DP IG C AUXN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C AUX P == NC DP IG C AUXP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C HPD == NC DP IG C HPD MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C CTRL CLK == NC DP IG C CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C CTRL DATA == NC DP IG C CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D MLN&lt;3..0&gt; == NC DP IG D MLN&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D MLP&lt;3..0&gt; == NC DP IG D MLP&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D AUXN == NC DP IG D AUXN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D AUXP == NC DP IG D AUXP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D HPD == NC DP IG D HPD MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D CTRL CLK == NC DP IG D CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D CTRL DATA == NC DP IG D CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SDVO TVCLKINN == NC SDVO TVCLKINN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SDVO TVCLKINP == NC SDVO TVCLKINP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SDVO STALLN == NC SDVO STALLN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SDVO STALLP == NC SDVO STALLP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SDVO INTN == NC SDVO INTN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SDVO INTP == NC SDVO INTP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH L BKLTCTL == NC PCH L BKLTCTL MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH L BKLTEN == NC PCH L BKLTEN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH L VDD EN == NC PCH L VDD EN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p><b>UNUSED GRAPHICS ALIASES</b></p> <p>TP DVPCNTL M&lt;0..1&gt; == NC DVPCNTL M&lt;0..1&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP DVPCNTL C&lt;0..2&gt; == NC DVPCNTL C&lt;0..2&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP DVPCNTL == NC DVPCNTL MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP DVPCLK == NC DVPCLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP DVPCDATA&lt;4..23&gt; == NC DVPCDATA&lt;4..23&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>HDMI EG CLK C P == NC HDMI EG CLK C P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>HDMI EG CLK C N == NC HDMI EG CLK C N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>HDMI EG DDC CLK == NC HDMI EG DDC CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>HDMI EG DDC DATA == NC HDMI EG DDC DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>HDMI EG DATA C P&lt;0..2&gt; == NC HDMI EG DATA C P&lt;0..2&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>HDMI EG DATA C N&lt;0..2&gt; == NC HDMI EG DATA C N&lt;0..2&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>GPU TDIODE P == NC GPU TDIODE P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>GPU TDIODE N == NC GPU TDIODE N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>EG LCD PWR EN == NC EG LCD PWR EN MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p><b>PCH SATA</b></p> <p>TP SATA C R2D CN == NC SATA C R2D CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA C R2D CP == NC SATA C R2D CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA C D2RN == NC SATA C D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA C D2RP == NC SATA C D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA D R2D CN == NC SATA D R2D CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA D R2D CP == NC SATA D R2D CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA D D2RN == NC SATA D D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA D D2RP == NC SATA D D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA E R2D CN == NC SATA E R2D CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA E R2D CP == NC SATA E R2D CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA E D2RN == NC SATA E D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA E D2RP == NC SATA E D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA F R2D CN == NC SATA F R2D CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA F R2D CP == NC SATA F R2D CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA F D2RN == NC SATA F D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA F D2RP == NC SATA F D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p><b>PCH Reserved</b></p> <p>TP PCH RESERVE 0 == NC PCH RESERVE 0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 1 == NC PCH RESERVE 1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 2 == NC PCH RESERVE 2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 3 == NC PCH RESERVE 3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 4 == NC PCH RESERVE 4 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 5 == NC PCH RESERVE 5 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 6 == NC PCH RESERVE 6 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 7 == NC PCH RESERVE 7 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 8 == NC PCH RESERVE 8 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 9 == NC PCH RESERVE 9 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 10 == NC PCH RESERVE 10 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 11 == NC PCH RESERVE 11 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 12 == NC PCH RESERVE 12 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 13 == NC PCH RESERVE 13 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 14 == NC PCH RESERVE 14 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 15 == NC PCH RESERVE 15 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 16 == NC PCH RESERVE 16 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 17 == NC PCH RESERVE 17 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 18 == NC PCH RESERVE 18 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 19 == NC PCH RESERVE 19 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 20 == NC PCH RESERVE 20 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 21 == NC PCH RESERVE 21 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 22 == NC PCH RESERVE 22 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 23 == NC PCH RESERVE 23 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 24 == NC PCH RESERVE 24 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 25 == NC PCH RESERVE 25 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 26 == NC PCH RESERVE 26 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 27 == NC PCH RESERVE 27 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 28 == NC PCH RESERVE 28 MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p><b>PCH Test Points</b></p> <p>TP PCH TP1 == NC PCH TP1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP2 == NC PCH TP2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP3 == NC PCH TP3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP4 == NC PCH TP4 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP5 == NC PCH TP5 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP6 == NC PCH TP6 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP7 == NC PCH TP7 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP8 == NC PCH TP8 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP9 == NC PCH TP9 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP10 == NC PCH TP10 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP11 == NC PCH TP11 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP12 == NC PCH TP12 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP13 == NC PCH TP13 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP14 == NC PCH TP14 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP15 == NC PCH TP15 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP16 == NC PCH TP16 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP17 == NC PCH TP17 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP18 == NC PCH TP18 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP19 == NC PCH TP19 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP20 == NC PCH TP20 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p><b>PCH PCI</b></p> <p>TP PCI AD&lt;31..0&gt; == NC PCI AD&lt;31..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCI C BE L&lt;3..0&gt; == NC PCI C BE L&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCI PAR == NC PCI PAR MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCI RESET L == NC PCI RESET L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH INIT3V3 L == NC PCH INIT3V3 L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP LPC DREQ0 L == NC LPC DREQ0 L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p><b>PCH Miscellaneous</b></p> <p>TP HDA SDIN1 == NC HDA SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP HDA SDIN2 == NC HDA SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP HDA SDIN3 == NC HDA SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH PWM0 == NC PCH PWM0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH PWM1 == NC PCH PWM1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH PWM2 == NC PCH PWM2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH PWM3 == NC PCH PWM3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH SST == NC PCH SST MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH CL CLK1 == NC PCH CL CLK1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH CL DATA1 == NC PCH CL DATA1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH CL RST1 == NC PCH CL RST1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCI CLK33M OUT2 == NC PCI CLK33M OUT2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCI CLK33M OUT3 == NC PCI CLK33M OUT3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH GPIO8 == NC PCH GPIO8 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PP1V05 S0 PCH FDIPLL == NC PP1V05 S0 PCH FDIPLL MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PP1V05 S0 PCH VCC A CLK == NC PP1V05 S0 PCH VCC A CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PPVOIT PCH DCPSUSBP == NC PPVOIT PCH DCPSUSBP MAKE_BASE=TRUE NO_TEST=TRUE</p>			

SYNC MASTER=K70 MLB SYNC DATE=11/30/2011

Unused Signal Aliases

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 8 OF 113

SHEET: 8 OF 100



8

7

6

5

4

3

2

1

D

D

Whistler aliases

```

89 71 PEG D2R N<0..15> == =PEG D2R N<15..0> 10
      MAKE_BASE=TRUE ==
89 71 PEG D2R P<0..15> == =PEG D2R P<15..0> 10
      MAKE_BASE=TRUE ==
89 71 PEG R2D C N<0..15> == =PEG R2D C N<15..0> 10
      MAKE_BASE=TRUE ==
89 71 PEG R2D C P<0..15> == =PEG R2D C P<15..0> 10
      MAKE_BASE=TRUE ==

```

C

C

B

B

A

A

8

7

6


5


4

3


2

1

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE			
<b>Signal Aliases</b>			
 Apple Inc.	DRAWING NUMBER	051-9509	SIZE
	REVISION	4.2.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	9 OF 113
		SHEET	9 OF 100



SHORT B4 & C4 TOGETHER, ROUTE AS A SINGLE 4 MIL TRACE TO R1010.1  
 ROUTE B5 TO R1010.1 AS A SEPARATE 10 MIL TRACE.



OMIT TABLE  
**U1000**  
 IVY-BRIDGE  
 BGA-SKT-K70  
 SYM 1 OF 10


OMIT TABLE  
**U1000**  
 IVY-BRIDGE  
 BGA-SKT-K70  
 SYM 5 OF 10

Signal	Pin	Signal	Pin	Signal	Pin
TP_CPU_RSVD<1>	C38	RSVD_C38	RSVD_P35	TP_CPU_RSVD<20>	P35
TP_CPU_RSVD<2>	C39	RSVD_C39	RSVD_P37	TP_CPU_RSVD<21>	P37
TP_CPU_RSVD<3>	D38	RSVD_D38	RSVD_P39	TP_CPU_RSVD<22>	P39
TP_CPU_RSVD<4>	H7	RSVD_H7	RSVD_R34	TP_CPU_RSVD<23>	R34
TP_CPU_RSVD<5>	H8	RSVD_H8	RSVD_R36	TP_CPU_RSVD<24>	R36
TP_CPU_RSVD<6>	J9	RSVD_J9	RSVD_R38	TP_CPU_RSVD<25>	R38
TP_CPU_RSVD<7>	J31	RSVD_J31	RSVD_R40	TP_CPU_RSVD<26>	R40
TP_CPU_RSVD<8>	J33	RSVD_J33	RSVD_AB6	TP_CPU_RSVD<27>	AB6
TP_CPU_RSVD<9>	J34	RSVD_J34	RSVD_AB7	TP_CPU_RSVD<28>	AB7
TP_CPU_RSVD<10>	K9	RSVD_K9	RSVD_AD34	TP_CPU_RSVD<29>	AD34
TP_CPU_RSVD<11>	K31	RSVD_K31	RSVD_AD35	TP_CPU_RSVD<30>	AD35
TP_CPU_RSVD<12>	K34	RSVD_K34	RSVD_AD37	TP_CPU_RSVD<31>	AD37
TP_CPU_RSVD<13>	L9	RSVD_L9	RSVD_AE6	TP_CPU_RSVD<32>	AE6
TP_CPU_RSVD<14>	L31	RSVD_L31	RSVD_AF4	TP_CPU_RSVD<33>	AF4
TP_CPU_RSVD<15>	L33	RSVD_L33	RSVD_AG4	TP_CPU_RSVD<34>	AG4
TP_CPU_RSVD<16>	L34	RSVD_L34	RSVD_AJ11	TP_CPU_RSVD<35>	AJ11
NO TEST POINT	M34	RSVD_M34 ThermoDA	RSVD_AJ29	TP_CPU_RSVD<36>	AJ29
NO TEST POINT	N33	RSVD_N33 ThermoDA	RSVD_AJ30	TP_CPU_RSVD<37>	AJ30
TP_CPU_RSVD<19>	N34	RSVD_N34	RSVD_AJ31	TP_CPU_RSVD<38>	AJ31
			RSVD_AN20	TP_CPU_RSVD<39>	AN20
			RSVD_AP20	TP_CPU_RSVD<40>	AP20
			RSVD_AT11	TP_CPU_RSVD<41>	AT11
			RSVD_AT14	TP_CPU_RSVD<42>	AT14
			RSVD_AU10	TP_CPU_RSVD<43>	AU10
			RSVD_AV34	TP_CPU_RSVD<44>	AV34
			RSVD_AW34	TP_CPU_RSVD<45>	AW34
			RSVD_AY10	TP_CPU_RSVD<46>	AY10
			RSVD_NCTF_AV1	TP_CPU_RSVD_NCTF<1>	AV1
			RSVD_NCTF_AW2	TP_CPU_RSVD_NCTF<2>	AW2
			RSVD_NCTF_AY3	TP_CPU_RSVD_NCTF<3>	AY3
			RSVD_NCTF_B39	TP_CPU_RSVD_NCTF<4>	B39
			NCTF_A38	TP_CPU_NCTF<1>	A38
			NCTF_C2	TP_CPU_NCTF<2>	C2
			NCTF_D1	TP_CPU_NCTF<3>	D1
			NCTF_AU40	TP_CPU_NCTF<4>	AU40
			NCTF_AW38	TP_CPU_NCTF<5>	AW38

CFG[1:0] Reserved config lane  
 CFG[2] PCIe Static x16 lane reversal; Refer to page 15 for more info  
 CFG[3] PCIe Static x4 lane reversal; Refer to page 15 for more info  
 CFG[4] Reserved config lane  
 CFG[6:5] PCIe bifurcation; Refer to page 15 for more info  
 CFG[17:7] Reserved config lanes

INTEL SUGGESTS TO KEEP THESE TPs

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
<b>CPU DMI/PEG/FDI/RSVD</b>			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	10 OF 113
		SHEET	10 OF 100



BASED ON INTEL MOBILE SOLUTION

62 16 13 11 10 6 =PPVCCIO\_S0\_CPU

PLACE\_NEAR=U1000.P36(50mm)

R1124

1/16W MF-LP 75 402 2

2 CPU RESET L

R1125

1/16W MF-LP 43 402 1

16 13 11 6 =PP1V5\_S0\_CPU\_MEM

R1120

1/16W MF-LP 200 402 2

FROM PCH

19 PM MEM PWRGD

R1121

1/16W MF-LP 130 402 1

16 13 11 6 =PP1V5\_S0\_CPU\_MEM

R1140

1K 1/16W MF-LP 402 2

CPU DDR VREF 11 97

R1141

1K 1/16W MF-LP 402 2

C1140

0.1UF 100 375-CERM 402 2

62 16 13 11 10 6 =PPVCCIO\_S0\_CPU

R1101

1/16W MF-LP 51 402 2

60 CPU SKTOCC L

19 CPU PROC\_SEL

45 CPU CATERR L

45 44 21 CPU PECCI

62 45 44 CPU PROCHOT L

45 CPU THRMTRIP L

PLT RESET LS1V05 L

19 PM SYNC

25 21 CPU PWRGD

PM MEM PWRGD R

28 CPU MEM RESET L

97 11 CPU DDR VREF


97 32 CPU DIMM VREF DAC\_B

97 32 CPU DIMM VREF DAC\_A

R1111

1K 1/16W MF-LP 402 2

OMIT_TABLE		U1000		IVY-BRIDGE		BGA-SKT-K70		SYM 2 OF 10	
CLOCKS									
BCLK_ITP	C40	ITPCPU CLK100M P	25	91	BCLK_ITP*	D40	ITPCPU CLK100M N	25	91
BCLK_0	W2	DMI CLK100M CPU P	18	90	BCLK_0*	W1	DMI CLK100M CPU N	18	90
PRDY*	K38	XDP CPU PRDY L	25	91	PREQ*	K40	XDP CPU PREQ L	25	91
TCK	M40	XDP CPU TCK	25	91	TMS	L38	XDP CPU TMS	25	91
TRST*	J39	XDP CPU TRST L	25	91	TDI	L40	XDP CPU TDI	25	91
TDO	L39	XDP CPU TDO	25	91	TDO	L39	XDP CPU TDO	25	91
JTAG & BPM									
DBR*	E39	XDP DBRESET L	25	91	BPM[0]*	H40	XDP BPM L<0>	25	91
BPM[1]*	H38	XDP BPM L<1>	25	91	BPM[2]*	G38	XDP BPM L<2>	25	91
BPM[3]*	G40	XDP BPM L<3>	25	91	BPM[4]*	G39	XDP BPM L<4>	25	91
BPM[5]*	F38	XDP BPM L<5>	25	91	BPM[6]*	E40	XDP BPM L<6>	25	91
BPM[7]*	F40	XDP BPM L<7>	25	91	BPM[7]*	F40	XDP BPM L<7>	25	91
THERMAL									
SKTOCC*	AJ33	SKTOCC*			PROC_SEL*	K32	PROC_SEL*		
CATERR*	E37	CATERR*			PECCI*	J35	PECCI*		
PROCHOT*	H34	PROCHOT*			THRMTRIP*	G35	THRMTRIP*		
PWR MGMT									
RESET*	F36	RESET*			PM_SYNC*	E38	PM_SYNC*		
UNCOREPWRGOOD*	J40	UNCOREPWRGOOD*			SM_DRAMPWRK*	AJ19	SM_DRAMPWRK*		
SM_DRAMRST*	AW18	SM_DRAMRST*			SM_VREF*	AJ22	SM_VREF*		
SB_DIMM_VREFDQ*	AH1	SB_DIMM_VREFDQ*			SA_DIMM_VREFDQ*	AH4	SA_DIMM_VREFDQ*		



D

C

B

A


D

C


B

A

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
<b>CPU DDR3 INTERFACES</b>			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	12 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	12 OF 100
III NOT TO REPRODUCE OR COPY IT			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
<b>CPU POWER</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-9509	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		4.2.0	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		13 OF 113	
IV ALL RIGHTS RESERVED		SHEET	
		13 OF 100	



OMIT TABLE  
U1000  
IVY-BRIDGE  
BGA-SKT-K70  
SYM 8 OF 10

A17	VSS_001	VSS_091	AM27
A23	VSS_002	VSS_092	AM3
A26	VSS_003	VSS_093	AM30
A29	VSS_004	VSS_094	AM36
A35	VSS_005	VSS_095	AM37
AA33	VSS_006	VSS_096	AM38
AA34	VSS_007	VSS_097	AM39
AA35	VSS_008	VSS_098	AM4
AA36	VSS_009	VSS_099	AM40
AA37	VSS_010	VSS_100	AM5
AA38	VSS_011	VSS_101	AM10
AA6	VSS_012	VSS_102	AM11
AB5	VSS_013	VSS_103	AM14
AC1	VSS_014	VSS_104	AM17
AC6	VSS_015	VSS_105	AM19
AD33	VSS_016	VSS_106	AM22
AD36	VSS_017	VSS_107	AM24
AD38	VSS_018	VSS_108	AM27
AD39	VSS_019	VSS_109	AM30
AD40	VSS_020	VSS_110	AM31
AD5	VSS_021	VSS_111	AM32
AD8	VSS_022	VSS_112	AM33
AE3	VSS_023	VSS_113	AM34
AE33	VSS_024	VSS_114	AM35
AE36	VSS_025	VSS_115	AM36
AF1	VSS_026	VSS_116	AM5
AF34	VSS_027	VSS_117	AM6
AF36	VSS_028	VSS_118	AM7
AF37	VSS_029	VSS_119	AM8
AF40	VSS_030	VSS_120	AM9
AF5	VSS_031	VSS_121	AP1
AF6	VSS_032	VSS_122	AP11
AF7	VSS_033	VSS_123	AP14
AG36	VSS_034	VSS_124	AP17
AH2	VSS_035	VSS_125	AP22
AH3	VSS_036	VSS_126	AP25
AH33	VSS_037	VSS_127	AP27
AH36	VSS_038	VSS_128	AP30
AH37	VSS_039	VSS_129	AP36
AH38	VSS_040	VSS_130	AP37
AH39	VSS_041	VSS_131	AP4
AH40	VSS_042	VSS_132	AP40
AH5	VSS_043	VSS_133	AP5
AH8	VSS_044	VSS_134	AR11
AJ12	VSS_045	VSS_135	AR14
AJ15	VSS_046	VSS_136	AR17
AJ18	VSS_047	VSS_137	AR18
AJ21	VSS_048	VSS_138	AR19
AJ25	VSS_049	VSS_139	AR27
AJ27	VSS_050	VSS_140	AR30
AJ36	VSS_051	VSS_141	AR36
AJ5	VSS_052	VSS_142	AR5
AK1	VSS_053	VSS_143	AT1
AK10	VSS_054	VSS_144	AT10
AK13	VSS_055	VSS_145	AT12
AK14	VSS_056	VSS_146	AT13
AK16	VSS_057	VSS_147	AT15
AK22	VSS_058	VSS_148	AT16
AK28	VSS_059	VSS_149	AT17
AK31	VSS_060	VSS_150	AT2
AK32	VSS_061	VSS_151	AT25
AK33	VSS_062	VSS_152	AT27
AK34	VSS_063	VSS_153	AT28
AK35	VSS_064	VSS_154	AT29
AK36	VSS_065	VSS_155	AT3
AK37	VSS_066	VSS_156	AT30
AK4	VSS_067	VSS_157	AT31
AK40	VSS_068	VSS_158	AT32
AK5	VSS_069	VSS_159	AT33
AK6	VSS_070	VSS_160	AT34
AK7	VSS_071	VSS_161	AT35
AK8	VSS_072	VSS_162	AT36
AK9	VSS_073	VSS_163	AT37
AL11	VSS_074	VSS_164	AT38
AL14	VSS_075	VSS_165	AT39
AL17	VSS_076	VSS_166	AT4
AL19	VSS_077	VSS_167	AT40
AL24	VSS_078	VSS_168	AT5
AL27	VSS_079	VSS_169	AT6
AL30	VSS_080	VSS_170	AT7
AL36	VSS_081	VSS_171	AT8
AL5	VSS_082	VSS_172	AT9
AM1	VSS_083	VSS_173	AU1
AM11	VSS_084	VSS_174	AU15
AM14	VSS_085	VSS_175	AU26
AM17	VSS_086	VSS_176	AU34
AM2	VSS_087	VSS_177	AU4
AM21	VSS_088	VSS_178	AU6
AM23	VSS_089	VSS_179	AU8
AM25	VSS_090	VSS_180	AV10


VSS

OMIT TABLE  
U1000  
IVY-BRIDGE  
BGA-SKT-K70  
SYM 9 OF 10

AV11	VSS_181	VSS_271	G8
AV14	VSS_182	VSS_272	H1
AV17	VSS_183	VSS_273	H17
AV3	VSS_184	VSS_274	H2
AV35	VSS_185	VSS_275	H20
AV38	VSS_186	VSS_276	H23
AV6	VSS_187	VSS_277	H26
AW10	VSS_188	VSS_278	H29
AW11	VSS_189	VSS_279	H33
AW14	VSS_190	VSS_280	H35
AW16	VSS_191	VSS_281	H37
AW36	VSS_192	VSS_282	H39
AW6	VSS_193	VSS_283	H5
AY11	VSS_194	VSS_284	H6
AY14	VSS_195	VSS_285	H9
AY18	VSS_196	VSS_286	J11
AY35	VSS_197	VSS_287	J17
AY4	VSS_198	VSS_288	J20
AY6	VSS_199	VSS_289	J23
AY8	VSS_200	VSS_290	J26
B10	VSS_201	VSS_291	J29
B13	VSS_202	VSS_292	J32
B14	VSS_203	VSS_293	K1
B17	VSS_204	VSS_294	K12
B23	VSS_205	VSS_295	K13
B26	VSS_206	VSS_296	K14
B29	VSS_207	VSS_297	K17
B32	VSS_208	VSS_298	K2
B35	VSS_209	VSS_299	K20
B38	VSS_210	VSS_300	K23
B6	VSS_211	VSS_301	K26
C11	VSS_212	VSS_302	K29
C12	VSS_213	VSS_303	K33
C17	VSS_214	VSS_304	K35
C20	VSS_215	VSS_305	K37
C23	VSS_216	VSS_306	K39
C26	VSS_217	VSS_307	K5
C29	VSS_218	VSS_308	K6
C32	VSS_219	VSS_309	L10
C35	VSS_220	VSS_310	L17
C7	VSS_221	VSS_311	L20
C8	VSS_222	VSS_312	L23
D17	VSS_223	VSS_313	L26
D2	VSS_224	VSS_314	L29
D20	VSS_225	VSS_315	L8
D23	VSS_226	VSS_316	M1
D26	VSS_227	VSS_317	M17
D29	VSS_228	VSS_318	M2
D32	VSS_229	VSS_319	M20
D37	VSS_230	VSS_320	M23
D39	VSS_231	VSS_321	M26
D4	VSS_232	VSS_322	M29
D5	VSS_233	VSS_323	M33
D9	VSS_234	VSS_324	M35
E11	VSS_235	VSS_325	M37
E12	VSS_236	VSS_326	M39
E17	VSS_237	VSS_327	M5
E20	VSS_238	VSS_328	M6
E23	VSS_239	VSS_329	M9
E26	VSS_240	VSS_330	N8
E29	VSS_241	VSS_331	P1
E32	VSS_242	VSS_332	P2
E36	VSS_243	VSS_333	P36
E7	VSS_244	VSS_334	P38
E8	VSS_245	VSS_335	P40
F1	VSS_246	VSS_336	P5
F10	VSS_247	VSS_337	P6
F13	VSS_248	VSS_338	R33
F14	VSS_249	VSS_339	R35
F17	VSS_250	VSS_340	R37
F2	VSS_251	VSS_341	R39
F20	VSS_252	VSS_342	R8
F23	VSS_253	VSS_343	T1
F26	VSS_254	VSS_344	T5
F29	VSS_255	VSS_345	T6
F35	VSS_256	VSS_346	U8
F37	VSS_257	VSS_347	V1
F39	VSS_258	VSS_348	V2
F5	VSS_259	VSS_349	V33
F6	VSS_260	VSS_350	V34
F9	VSS_261	VSS_351	V35
G11	VSS_262	VSS_352	V36
G12	VSS_263	VSS_353	V37
G17	VSS_264	VSS_354	V38
G20	VSS_265	VSS_355	V39
G23	VSS_266	VSS_356	V40
G26	VSS_267	VSS_357	V5
G29	VSS_268	VSS_358	W6
G34	VSS_269	VSS_359	Y5
G7	VSS_270	VSS_360	Y8

VSS

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
<b>CPU GROUNDS</b>			
		DRAWING NUMBER 051-9509	SIZE D
		REVISION 4.2.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE 14 OF 113	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET 14 OF 100	
IV ALL RIGHTS RESERVED			



IVB PCIe Straps configuration:  
 CFG[5:6] = Sel PCIe Cfg    CFG[3]=Direct/Rev for X4    CFG[2]= Direct/Rev for x16  
 11 = 1x16 (default)    1 = DIR    1 = DIR  
 10 = 2x8    0 = REV    0 = REV  
 00 = 1x8,2x4

DP\_AUXIO\_EN Inversion  
 Inverts PCH GPIO DP\_AUXCH\_ISOL to drive DP\_AUXIO\_EN for external DP

UNUSED clock terminations for FCIM MODE

- PCH CLKIN\_GND1 10K 1/16W MF-LF 402 R1551
- PCH CLKIN\_GND0 10K 1/16W MF-LF 402 R1550
- PCH CLK14P3M REFCLK 10K 1/16W MF-LF 402 R1549
- PCH CLK100M DMIN 10K 1/16W MF-LF 402 R1548
- PCH CLK100M DMIP 10K 1/16W MF-LF 402 R1547
- PCH CLK100M SATAN 10K 1/16W MF-LF 402 R1546
- PCH CLK100M SATAP 10K 1/16W MF-LF 402 R1545
- PCH CLK96M DOTN 10K 1/16W MF-LF 402 R1544
- PCH CLK96M DOTP 10K 1/16W MF-LF 402 R1543


SYNC MASTER=D7 TONY		SYNC DATE=01/11/2012	
STRAPS, PULL UPS, PULL DOWNS FOR PCH AND CPU			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	15 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	15 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### CPU VCORE DECOUPLING

14x 22uF,0805 INTEL RECOMMENDATION 18X 22uF 0805 (14 Inside cavity and 4 North of processor)

PLACEMENT\_NOTE (C1600-C1613):


Place inside socket cavity



BULK CAPS ON CPU VREG PAGE 72

10x 10uF and 10x 1uF CAPACITORS

Place inside socket cavity




### CPU VCCIO DECOUPLING

8X 22uF 0805, 6X 10uF 0805 INTEL RECOMMENDATION 9X22uF 0805,16X 0805 placeholders


PLACEMENT\_NOTE (C1650-C1657):

Place under socket cavity on secondary side.




PLACEMENT\_NOTE (C1660-C1665):

Place at edge of socket.




BULK CAPS ON CPU VREG PAGE 74



### CPU VCCSA DECOUPLING

2x 10uF 0603. INTEL RECOMMENDATION 2X 10uF 0805


PLACEMENT\_NOTE (C1666-C1667):



Bulk decoupling is on VCCSA reg page 75

### Memory (CPU VCCDDR) DECOUPLING


PLACEMENT\_NOTE (C1676-C1686):



### PLL (CPU VCCSFR) DECOUPLING

2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 1x 10uF 0805

PLACEMENT\_NOTE (C1693-C1697):



BULK CAPS ON VTT REG PAGE 77

PAGE TITLE		DRAWING NUMBER	
CPU NON-GFX DECOUPLING		051-9509	
Apple Inc.		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		16 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		16 OF 100	
IV ALL RIGHTS RESERVED			






# VAXG DECOUPLING

INTEL RECOMMENDATION 4X22UF 0805,3X 4.7UF

PLACEMENT\_NOTE (C1704-C1709):

Place inside socket cavity



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1070	2	IND, WW, 10UH, 20%, 120MA, 0.36OHMS	L1730, L1740	CRITICAL	IG:Y
113S0022	2	RES, MF, 1/10W, 00HM, S, 0603, SMD, LH	L1730, L1740		IG:N

SYNC MASTER=K70 MLB SYNC DATE=11/30/2011

PAGE TITLE: **GFX DECOUPLING & PCH PWR ALIAS**

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED








BRANCH:


PAGE: 17 OF 113

SHEET: 17 OF 100




SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
<b>PCH SATA/PCIE/CLK/LPC/SPI</b>			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	18 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	18 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
<b>PCH DMI/FDI/GRAPHICS</b>			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




OMIT TABLE  
U1800  
PANTHER-POINT  
FCBGA  
(5 OF 10)

USB  
PCI


PLACE\_NEAR=U1800.BM25:2mm  
R2070  
22.6  
1/16W MF-LF 402

SIGNAL\_MODEL=EMPTY  
SIGNAL\_MODEL=EMPTY  
SIGNAL\_MODEL=EMPTY  
SIGNAL\_MODEL=EMPTY  
SIGNAL\_MODEL=EMPTY  
SIGNAL\_MODEL=EMPTY


SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
<b>PCH PCI/USB</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		20 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		20 OF 100	
IV ALL RIGHTS RESERVED			




SYNC MASTER=D7 TONY		SYNC DATE=01/11/2012	
PAGE TITLE <b>PCH MISC</b>			
Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
		REVISION 4.2.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 21 OF 113	
		SHEET 21 OF 100	





SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
<b>PCH POWER</b>			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	22 OF 113
II NOT TO REPRODUCE OR COPY IT		SHEET	22 OF 100
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
<b>PCH GROUNDS</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		23 OF 113	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		23 OF 100	




Power Sequencing










1V8 S0 Rails







3V3 S5 Rails



1V05 S0 Rails




3V3 S0 Rails



SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE <b>PCH DECOUPLING</b>			
Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 4.2.0	BRANCH
		PAGE 24 OF 113	SHEET 24 OF 100





CPU Micro2-XDP

PCH Micro2-XDP

PCH Signals

XDP Signals

25	IN	USB_EXTD_OC_R_L	R2524	331	2	MF-LF	5%	XDP_DA3_USB_EXTD_OC_L	25
25	IN	USB_EXTB_OC_R_L	R2521	331	2	MF-LF	5%	XDP_DA1_USB_EXTB_OC_L	25
25	IN	USB_EXTC_OC_R_L	R2522	331	2	MF-LF	5%	XDP_DA2_USB_EXTC_OC_L	25
25	IN	USB_EXTD_OC_R_L	R2523	331	2	MF-LF	5%	XDP_DA3_USB_EXTD_OC_L	25
25	IN	USB_EXTB_OC_EHCI_R_L	R2524	331	2	MF-LF	5%	XDP_DB0_USB_EXTB_OC_EHCI_L	25
25	IN	USB_EXTD_OC_EHCI_R_L	R2525	331	2	MF-LF	5%	XDP_DB1_USB_EXTD_OC_EHCI_L	25
25	IN	AP_PWR_EN_R	R2526	331	2	MF-LF	5%	XDP_DB2_AP_PWR_EN	25
25	IN	SDCONN_STATE_CHANGE_R	R2527	331	2	MF-LF	5%	XDP_DB3_SDCONN_STATE_CHANGE	25
25	IN	TBT_CIO_PLUG_EVENT_R	R2528	331	2	MF-LF	5%	XDP_FC1_TBT_CIO_PLUG_EVENT	25
25	IN	ISOLATE_CPU_MEM_R_L	R2529	331	2	MF-LF	5%	XDP_DC0_ISOLATE_CPU_MEM_L	25
25	IN	GPU_GOOD_R	R2530	331	2	MF-LF	5%	XDP_DC1_GPU_GOOD	25
25	IN	DP_AUXCH_ISOL_R	R2531	331	2	MF-LF	5%	XDP_DC2_DP_AUXCH_ISOL	25
25	IN	SATARDVR_EN_R	R2532	331	2	MF-LF	5%	XDP_DC3_SATARDVR_EN	25
25	IN	DP_GPU_TBT_SEL_R	R2533	331	2	MF-LF	5%	XDP_DD0_DP_GPU_TBT_SEL	25
25	IN	JTAG_TBT_TCK_R	R2534	331	2	MF-LF	5%	XDP_DD1_JTAG_TBT_TCK	25
25	IN	AUD_IPHS_SWITCH_EN_PCH_R	R2535	331	2	MF-LF	5%	XDP_DD2_AUD_IPHS_SWITCH_EN_PCH	25
25	IN	ENET_LOW_PWR_PCH_R	R2536	331	2	MF-LF	5%	XDP_DD3_ENET_LOW_PWR_PCH	25
25	IN	XDP_PIN03	R2537	331	2	MF-LF	5%	XDP_FC0_PCH_GPIO15	25


**PCH/XDP Signal Isolation Notes:**

- USB OC#s not isolated, avoid USB port overcurrent events while using PCH XDP.
- Unused GPIOs 0 & 15 not isolated.
- MXM\_GOOD not isolated as only LED is affected.
- For isolated GPIOs:
  - 'Output' non-XDP signals require pulls.
  - 'Output' PCH/XDP signals require pulls.


If PCH XDP not implemented, all of R2524-R2537 can be replaced with aliases. Otherwise these R's must be stuffed even in production so that PCH pins connect to appropriate non-XDP signals on PCB. R2524-R2537 should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

CPU and PCH XDP		
Apple Inc.	DRAWING NUMBER	051-9509
	REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE	25	OF 113
SHEET	25	OF 100


# System 25MHz Clock Generator



# PCH 25MHz Clock




# RTC Power Sources




GPIO Isolation to prevent glitches on critical core well GPIOs


# PCH RTC Crystal




# Clock series termination




# Platform Reset Connections



# Reset Button



SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
<b>CHIPSET SUPPORT</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		26 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		26 OF 100	
IV ALL RIGHTS RESERVED			



SYNC MASTER=D7 NICK		SYNC DATE=12/13/2011	
<b>USB HUB</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		27 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		27 OF 100	
IV ALL RIGHTS RESERVED			



The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.

MEMVTT\_EN = PM\_PGOOD\_FET\_VDDQ\_S0 \* PM\_SLP\_S3\_L  
 MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L




### 1V5 S0 "PGOOD" for CPU



### MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	1	CPU_MEM_RESET_L	1
to	1	0	1	1	1	1
2	0	0	1	1	1	0
3	0	0	0	X	1	0
4	0	0	1	X	1	0
5	0	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	1	CPU_MEM_RESET_L	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must de-assert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		28 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28 OF 100	
IV ALL RIGHTS RESERVED			



DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

PAGE TITLE		SYNC DATE=11/30/2011	
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		29 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 100	
IV ALL RIGHTS RESERVED			





SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE DDR3 SO-DIMM CONNECTOR B			
DRAWING NUMBER 051-9509		D	
REVISION 4.2.0			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.			
BRANCH		PAGE 31 OF 113	
SHEET		30 OF 100	



# VRef DQ

Driven by CPU

NOTE: CPU DAC output step sizes:  
DDR3 (1.5V) 7.70mV per step




NOTE: MEMVREG and FRAMEBUF share a DAC output, cannot enable both at the same time!

RST\* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11680004	2	RES,MTL.FLN,0.5%,402,SM,LF	R3403,R3405		VREFMGRN: N



Currently unused Function TBD

To be incorporated in design Implementation TBD

	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	C	C	D	D
PCA9557D Pin:	3	4	5	6
Nominal value	0.75V (DAC: 0x3A)	1.5V (DAC: 0x3A)	1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:	0.300V - 1.200V (+/- 450mV)	1.000V - 2.000V (+/- 500mV)	1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:	0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:	+3.4mA - -3.4mA (- = sourced)	+61uA - -61uA (- = sourced)	+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:	7.69mV / step @ output	7.69mV / step @ output	8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=K70 MLB SYNC DATE=11/30/2011

PAGE TITLE: **DDR3/FRAMEBUF VREF MARGINING**

Apple Inc.


DRAWING NUMBER	051-9509	SIZE	D
REVISION	4.2.0	BRANCH	
PAGE	34 OF 113	SHEET	32 OF 100

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED





# AIRPORT BLUETOOTH

AP & BT Load Switch	
SWITCH	TPS22924B
CHANNEL	N-TYPE
WIREL(EN)	18.4 MOHM @3.3V
LOADING	2 A (RDP)




Supervisor & CLKFREG # Isolation  
Delay = 60 ms +/- 20%

Wake from BT in G3H circuit



PAGE TITLE		SYNC DATE=12/13/2011	
<b>AIRPORT/BT</b>			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	35 OF 113
		SHEET	33 OF 100



SYNC MASTER=D7 DOUG SYNC DATE=01/11/2012

Thunderbolt Host (1 of 2)

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D


REVISION: 4.2.0

BRANCH:

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 36 OF 113 SHEET: 34 OF 100

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.



EDP current / power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=D7 DOUG		SYNC DATE=01/11/2012	
PAGE TITLE <b>Thunderbolt Host (2 of 2)</b>			
DRAWING NUMBER 051-9509		SIZE D	
REVISION 4.2.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 37 OF 113		SHEET 35 OF 100	




# Page Notes

Power aliases required by this page:  
 - =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 - =PP15V\_TBT\_REG (15V Boost Output)  
 - =PP3V3\_TBT\_P3V3TBTFFET (3.3V FET Input)  
 - =PP3V3\_TBT\_FET (3.3V FET Output)  
 - =PP3V3\_S0\_TBTFWCTRL  
 - =PP1V05\_TBT\_P1V05TBTFFET (1.05V FET Input)  
 - =PP1V05\_TBT\_FET (1.05V FET Output)

Signal aliases required by this page:  
 - =TBT\_CLKREQ\_L  
 - =TBT\_RESET\_L



BOM options provided by this page:  
 TBTBST:Y - Stuffs 15V boost circuitry.

## Supervisor & CLKREQ# Isolation




## TBT "POC" Power-up Reset

Intel investigating whether RC is sufficient.




SYNC MASTER=D7 DOUG		SYNC DATE=01/11/2012	
Thunderbolt Power Support			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	38 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR\_DISABLE below.  
 If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2\_S3\_ENET\_PHY.  
 If enabled: VDD/VDDP connect to =PP3V3\_S3\_ENET\_PHY (add bypassing), LX connects to inductor.  
 Special Star routing needed on these pins. Decoupling on Pg 37.

**PHY Non-Volatile Memory**

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Avoids need for EFI to program at startup. (Required ROM size 1 Mbit)



NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.  
 NOTE: ENETM requires SI pull-down instead of SO.


**ENET 1.2V SR IS ENABLED IF FLOATING.**

**ENET\_CR Signals**


BCM requests SD CR[0:7], CMD, CLK termination. ENET\_SR\_DISABLE  
 If ENET switching regulator is used, this pin can float (alias to TP\_). If not used, must be pulled to 3.3V ENET via 1k resistor (not provided on this page).

SYNC MASTER=D7 NICK		SYNC DATE=01/12/2012	
<b>ETHERNET PHY (CAESAR IV)</b>			
Apple Inc.		DRAWING NUMBER	051-9509
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.2.0
		PAGE	39 OF 113
		SHEET	37 OF 100

CAESAR IV 1.2V INT.VR CMPTS




ENET Enable Generation






3.3V ENET FET

CRITICAL Q4020 NTR4101P SOT-23-HF


CAESAR IV ACTIVITY LED



CAESAR IV WAKE# ISOLATION



514-0822 CRITICAL J4000 K70-K72 F-ANG-TH



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
376S1092	1	NOSPET_COMP N-/P-CH, 20V, 3.8/2.6A	Q4030	CRITICAL	

SYNC MASTER=D7 NICK SYNC DATE=01/12/2012


Ethernet Support & Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-9509	SIZE	D
REVISION	4.2.0	BRANCH	
PAGE	40 OF 113	SHEET	38 OF 100


SD CARD 3.3V OVERCURRENT PROTECTION CHIP




516-0249

SD CARD CONNECTOR

J4100  
SD-CARD-K70-K72  
F-ANG-TH








SDCONN DETECT DEBOUNCE. ENET\_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.



PAGE TITLE		SYNC DATE=01/12/2012	
<b>SD READER CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	41 OF 113
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	39 OF 100
IV ALL RIGHTS RESERVED			



# USB CAMERA CONTROLLER



PAGE TITLE		Camera Controller	
DRAWING NUMBER		051-9509	SIZE D
REVISION		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		42 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 100	
IV ALL RIGHTS RESERVED			




### HDD CONNECTORS




### HDD Out-of-Band Temperature Sensing




Temperature read from SATA power connector pin 11




### GUMSTICK2 CONNECTOR




### SATA Activity LED



SYNC MASTER=D7 NICK		SYNC DATE=12/16/2011	
<b>SATA Connectors</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-9509	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		4.2.0	
II NOT TO REPRODUCE OR COPY IT		BRANCH	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	45 OF 113
IV ALL RIGHTS RESERVED		SHEET	41 OF 100




SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
EXTERNAL USB PORTS A & B			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
EXTERNAL USB PORTS C & D			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designated as outputs can be left floating, those designated as inputs require pull-ups.



SYNC MASTER=D7 DOUG		SYNC DATE=01/11/2012	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		49 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		44 OF 100	
IV ALL RIGHTS RESERVED			



SMC Supervisor and AVREF Supply

ADC Channel Aliases

SMC SPI Support

Project-specific Aliases

Unused ADC Channels

Unused Project-specific

SMC 32KHz Clock

SMC Crystal

Platform Thermal Control

Arch Pull Up/Down


PECE Support

PROCHOT Support


Serial/JTAG Interface Pull-ups

SYNC MASTER=D7 DOUG		SYNC DATE=01/11/2012	
<b>SMC Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
REV 4.2.0		PAGE	50 OF 113
REV 4.2.0		SHEET	45 OF 100


### SPI BootROM




### LPC+SPI Connector



### SPI Series Termination




SYNC MASTER=D7 NICK		SYNC DATE=12/13/2011	
PAGE TITLE <b>SPI and Debug Connector</b>			
Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
		REVISION 4.2.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 51 OF 113
		SHEET	46 OF 100




SYNC MASTER=D7 DOUG		SYNC DATE=01/03/2012	
PAGE TITLE <b>SMBus Connections</b>			
DRAWING NUMBER 051-9509		SHEET D	
REVISION 4.2.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.			
PAGE 52 OF 113		SHEET 47 OF 100	


12V G3H AC/DC lowside sense (System total)



12V S0 GPU highside sense for GPU Core Regulator




HDD S0 Highside sense for HDD




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S3597	1	INA216A4 200V/V Current Sense	U5320	

12V S0 GPU highside sense for GPU Frame Buffer 1.5V and 1.05V Regulators(Uncore)




CPU Core Voltage sense and IMON amp (VC0C, IC0C)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0312	1	RES,MTL FILM,1/16W,9.31K,0402	R5364	SNS_CPUCORE:3PHASE
114S0345	1	RES,MTL FILM,1/16W,21K,0402	R5364	SNS_CPUCORE:4PHASE

CPU AXG Voltage sense and IMON amp (VC0G, IC0G)



SYNC MASTER=D7 DOUG SYNC DATE=01/06/2012

**I and V Sense(Production)**

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 53 OF 113  
 SHEET: 48 OF 100



D

C

B

A


D

C

B


A

SSD S0 Highside sense for SSD



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S3597	1	INA216A4 200V/V Current Sense	U5420	SSD

VDDQ S3 VDDQ lowside sense for SO-DIMM modules



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0080	2	CAP,0.22UF,402	C5441,C5445	SNS_VDDQS3_DDR:Y
116S0004	2	RES,0 OHM,402	C5441,C5445	SNS_VDDQS3_DDR:N

SYNC MASTER=K70 MLB SYNC DATE=11/30/2011

**I and V Sense (Development)**

Apple Inc.

051-9509 D

4.2.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

54 OF 113


49 OF 100

## Temperature Sensor T1: Production Bound



### GPU Proximity



### AC/DC Diode on supply




### CPU Proximity




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode

## Temperature Sensor T2: Development Only



### SO-DIMM Proximity




### BLC Proximity



### Skin




## Temperature Sensor T3: LCD Remote Sensor (Dev4Now)



SYNC MASTER=D7 DOUG		SYNC DATE=12/13/2011	
<b>Temperature Sensors</b>			
Apple Inc.		DRAWING NUMBER	051-9509
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.2.0
		PAGE	55 OF 113
		SHEET	50 OF 100

### SMC Fan 0 (System)

Note:  
 The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q5610 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q5610 is at common and the SMC sinks current when Q5610 is on.  
 This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.  
 Otherwise, this is simply a pass-FET.




### SMC Fan 1 (Unused)



D  
C  
B  
A


D  
C  
B  
A

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
System Fan			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		56 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		51 OF 100	
IV ALL RIGHTS RESERVED			



APPLE P/N 353S2456  
4.5V POWER SUPPLY FOR CODEC







PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
127S0135	127S0120		C6261	THAILAND ALTERNATE
127S0135	127S0120		C6263	THAILAND ALTERNATE
127S0135	127S0120		C6271	THAILAND ALTERNATE
127S0135	127S0120		C6273	THAILAND ALTERNATE

SYNC MASTER=D7 BRECEE		SYNC DATE=01/03/2012	
<b>AUDIO: HEADPHONE AMP</b>			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	53 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LEFT CH SPEAKER AMP  
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB  
SPEAKER AMP RIN = 40K NOMINAL  
FC\_HPF, TWEETERS = ~847 HZ (4700 PF)  
FC\_HPF, WOOFERS = ~18 HZ (0.22 UF)




EDGE RATE CONTROL  
ON 0 OHM  
OFF NOSTUFF

R6304 0 OHM  
R6305 NOSTUFF 0 OHM

AUD\_RAMP\_MONO NET:  
HIGH = MONO OPERATION  
LOW = STEREO OPERATION


GAIN R6306 R6307  
+9 DB NOSTUFF 0 OHM  
+12 DB NOSTUFF NOSTUFF  
+15 DB 0 OHM NOSTUFF  
+18 DB NOSTUFF 47 KOHM  
+24 DB 47 KOHM NOSTUFF



SYNC MASTER=D7 BRECEE		SYNC DATE=01/03/2012	
<b>AUDIO: LEFT SPKR AMP</b>			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	63 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	54 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


RIGHT CH SPEAKER AMP  
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB  
SPEAKER AMP RIN = 40K NOMINAL  
FC\_HPF, TWEETERS = ~847 HZ (4700 PF)  
FC\_HPF, WOOFERS = ~18 HZ (0.22 UF)



PINS 14 & 15 ARE TEST PINS AND SHOULD BE TIED TO GND

EDGE RATE CONTROL	R6404	R6405	AUD_RAMP_MONO NET:	GAIN	R6406	R6407
ON	0 OHM	NOSTUFF	HIGH = MONO OPERATION	+9 DB	NOSTUFF	0 OHM
OFF	NOSTUFF	0 OHM	LOW = STEREO OPERATION	+12 DB	NOSTUFF	NOSTUFF
				+15 DB	0 OHM	NOSTUFF
				+18 DB	NOSTUFF	47 KOHM
				+24 DB	47 KOHM	NOSTUFF



SYNC MASTER=D7 BRECEE		SYNC DATE=01/03/2012	
<b>AUDIO: RIGHT SPKR AMP</b>			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	64 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	55 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2640



I2C ADDRESSES

MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76

AUDIO JACK: HP CONNECTOR WITH MIKEY  
PLACE XWS 6500 & 6501 AT J6500 PINS

PORT B LEFT(HEADSET MIC)  
HP=80HZ, LP=10.63KHZ

MIKEY 1A  
APN: 353S2640  
MIKEY ADDRESS: WRITE=72H, READ=73H



AUDIO: Jack, Mikey, CHS Switch	
Apple Inc.	DRAWING NUMBER 051-9509 SIZE D
REVISION 4.2.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE 65 OF 113	SHEET 56 OF 100



8

7

6

5

4

3



2

1

### SPEAKER CABLE CONNECTORS

APPLE P/N 998-4119

APPLE P/N 998-4119



D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1



SYNC MASTER=D7 BRECE		SYNC DATE=01/03/2012	
PAGE TITLE <b>Audio: Spkr/Mic Conn.</b>			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	66 OF 113
		SHEET	57 OF 100

# IPHS HS Detect Debounce CKT




**AUDIO CONNECTOR DETECT STATES**


	NOTHING	SPDIF	HEADPHONE
AUD_J1_TTYPEDET_R	1	1	0
AUD_J1_TIPDET_R	0	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV



## LI Insert Detect (DETECT A)




## TBT/DP Audio Enable





SYNC MASTER=D7 BREECE		SYNC DATE=01/03/2012	
PAGE TITLE <b>AUDIO: Detects/Grounding</b>			
Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
		REVISION 4.2.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 67 OF 113	SHEET 58 OF 100




### S5 Soft Enable




### S0 Enables






### S4 Enables




### S4 USB Enable




### S3 VDDQ Enable



### CPU/PCH Sequencing



### GPU Sequencing



### Rail definitions

Platform: All processor non-Core and non-Graphics (5 V, 3.3 V, 1.8 V 1.5 V, PCH Core/PLL/VRM)  
Uncore: VccSA, VDDQ, VccA (1.8 V), VccIO (VccSA, VccA, and VccIO must ramp within 50 ms of each other)


### Notes on sequencing requirements

- Intel:
- No hard specification on platform rails
  - SMC guarantees timing on PCH DPWROK and PWROK
- NVIDIA:
- 3V3\_S0 must ramp first
  - IFPA/B\_IOVDD (1.8 V) can ramp simultaneously or after 3V3\_S0 (unused)
  - NVDD (GPU\_CORE) must ramp after IFPA/B\_IOVDD
  - VDDQ must ramp after CPU\_CORE
  - PEX\_VDD with IFPC/D/E/F\_IOVDD (1.05V) must ramp after VDDQ
  - All rails must reach their target voltages in more than 40 us


SYNC MASTER=D7 NICK		SYNC DATE=12/13/2011	
PAGE TITLE <b>PM Regulator Enables</b>			
DRAWING NUMBER 051-9509		SIZE D	
REVISION 4.2.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 69 OF 113		SHEET 60 OF 100	

# Platform and UnCore Power Good Derive SMC ALL\_SYS\_PWRGD

Note: GPU power goods are implicitly included because the power goods for VDDQ, DPVDDC, and GPU Core are wired-or together



# PCH Power Goods




# Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13  
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8


Note:  
The iMac K70K72 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:  
Power on:  
Asserted at least 10 ms after all suspend well power is valid  
Power off or loss of AC:  
Transition to 0.8V or less before VccSUS3\_3 drops to 2.90 V  
to allow PCH to switch suspend well to battery without excessive loading

Primary method:  
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation.  
SMC de-asserts RSMRST# (PM\_DSX\_PWRGD) when S5\_PWRGD input is asserted and SMC\_S5\_PWRGD\_VIN input is above comparator input level of 1.5 V.  
SMC asserts RSMRST# (PM\_DSX\_PWRGD) when SMC\_S5\_PWRGD\_VIN input drops from 1.8 V to 1.5 V (as implemented) when 12 V S5 rail drops to 10 V.



Secondary method:  
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM\_DSX\_PWRGD.  
RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.




SYNC MASTER=D7 NICK		SYNC DATE=12/13/2011	
PAGE TITLE <b>PM Power Good</b>			
DRAWING NUMBER 051-9509		SIZE D	
REVISION 4.2.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 70 OF 113		SHEET 61 OF 100	

### CPU Core S0 Regulator

Max avg current: ? A (design) / 41.05 A (budget)  
Max peak current: ? A (design) / 75.05 A (budget)  
OC trip point: ? A (nom) / ? A (min)  
Switching freq: 290 kHz


#### Core compensation and feedback




### CPU AXG S0 Regulator

Max avg current: ? A (design) / 10 A (budget)  
Max peak current: ? A (design) / 30 A (budget)  
OC trip point: ? A (nom) / ? A (min)  
Switching freq: 290 kHz


#### AXG compensation and feedback




#### Core voltage sense input




#### Core IMON output




#### Core temp measurement







#### AXG voltage sense input




#### AXG IMON output




#### AXG temp measurement




#### Straps 1




#### Straps 2



#### Power goods




#### VRHot to ProcHot



PAGE TITLE: VReg CPU Core/AXG Cntl		PAGE NUMBER: 051-9509	
DRAWING NUMBER: 051-9509		SIZE: D	
REVISION: 4.2.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 71 OF 113	
		SHEET: 62 OF 100	






SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
<b>VReg CPU AXG Phases</b>			
Apple Inc.		DRAWING NUMBER	051-9509
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.2.0
		PAGE	73 OF 113
		SHEET	64 OF 100



# CPU VccIO/PCH (1.05V) S0 Regulator


Max avg current: ? A (design)/ 14.38 A (budget)  
 Max peak current: ? A (design)/ 18.38 A (budget)  
 OC trip point: ? A (min)/? A (max)  
 Switching freq: 500 kHz



SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
PAGE TITLE VReg CPU/PCH 1.05V S0			
DRAWING NUMBER 051-9509		SIZE D	
REVISION 4.2.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 74 OF 113		SHEET 65 OF 100	

# CPU VccSA (0.925V) S0 Regulator

Max avg current: ? A (design) / 1.51 A (budget)  
 Max peak current: ? A (design) / 8.76 A (budget)  
 OC trip point: ? A (min) / ? A (max)  
 Switching freq: 500 kHz




SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
PAGE TITLE <b>VReg CPU VccSA S0</b>			
DRAWING NUMBER 051-9509		SIZE D	
REVISION 4.2.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 75 OF 113		SHEET 66 OF 100	

### 3.3V S5 Regulator

Max avg current: 6 A (design)/ 4.85 A (budget)  
 Max peak current: ? A (design)/ 6.6 A (budget)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: 350 kHz

### 5V S4 Regulator

Max avg current: 10 A (design)/ 6.08 A (budget)  
 Max peak current: ? A (design)/ 6.9 A (budget)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: 350 kHz



SYNC MASTER=D7 NICK    SYNC DATE=01/04/2012

**VReg 3.3V S5/5V S4**

Apple Inc.

DRAWING NUMBER: 051-9509    SIZE: D


REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 76 OF 113  
 SHEET: 67 OF 100


### VDDQ (1.5V) S3 Regulator

Max avg current: ? A (design)/ 8 A (budget)  
 Max peak current: ? A (design)/ 17.8 A (budget)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: 400 kHz



### 1.8V S0 Regulator

Max avg current: 3 A (design)/ 0.61 A (budget)  
 Max peak current: ? A (design)/ 1.83 A (budget)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: ? kHz



SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
PAGE TITLE			
VReg VDDQ and 1.8V S0			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		77 OF 113	
		SHEET	
		68 OF 100	

D

D

C

C

B


B

A

A


### 3.425V "G3Hot" Regulator

Max avg current: ? A (design)/ 0 A (budget)  
 Max peak current: ? A (design)/ 0.06 A (budget)  
 Switching freq: ? kHz



### 12V S5 FET


Max avg current: 7.03 A (budget)  
 Max peak current: 9.69 A (budget)



SYNC MASTER=D7_NICK		SYNC DATE=01/04/2012	
VReg G3Hot			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		78 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		69 OF 100	
IV ALL RIGHTS RESERVED			


3.3V S4 FET

Max avg current: 0.85 A (budget)  
Max peak current: 1.48 A (budget)




3.3V S0 FET

Max avg current: 1.7 A (budget)  
Max peak current: 1.82 A (budget)




3V3 S0 SSD

Max avg current: 2.12 A (budget)  
Max peak current: 3.03 A (budget)




5V S0 FET

Max avg current: 1.26 A (budget)  
Max peak current: 2.08 A (budget)




5V / 3V3 S0 PGOODs




1.5V S0 FET

Max avg current: 1.27 A (budget)  
Max peak current: 4.8 A (budget)



12V S0 FET

Max avg current: 14.3 A (budget)  
Max peak current: 23 A (budget)



SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
FET-Controlled S0 and S4			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	79 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	70 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

From Alliance required by this page:

...\_REF\_VDD\_0VDD1

---

Signal Alliance required by this page:






(NONE)

---

HW Partials provided by this page:

(NONE)

Polarity swaps intended on Lanes 0, 5, 8, 9, and 11.



77 DP\_TBTINK0 EG\_AUXCH\_P == DP\_TBTINK0\_AUXCH\_C\_P 34 98  
 MAKE\_BASE=TRUE

77 DP\_TBTINK0 EG\_AUXCH\_M == DP\_TBTINK0\_AUXCH\_C\_M 34 98  
 MAKE\_BASE=TRUE

77 DP\_TBTINK1 EG\_AUXCH\_P == DP\_TBTINK1\_AUXCH\_C\_P 34 98  
 MAKE\_BASE=TRUE

77 DP\_TBTINK1 EG\_AUXCH\_M == DP\_TBTINK1\_AUXCH\_C\_M 34 98  
 MAKE\_BASE=TRUE

SYNC MASTER=D7 TONY SYNC DATE=01/10/2012

KEPLER PCI-E

Apple Inc.

DRAWING NUMBER 051-9509 SIZE D

REVISION 4.2.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

BRANCH





PAGE 80 OF 113

SHEET 71 OF 100

Power planes required by this page:  
 - pfpvc0re\_gfu  
 - pfpvc0re\_gfu\_pwrng


Signal planes required by this page:

Net options provided by this page:







SYNC MASTER=D7 TONY		SYNC DATE=01/10/2012	
PAGE TITLE <b>KEPLER CORE/FB POWER</b>			
DRAWING NUMBER 051-9509		SIZE D	
REVISION 4.2.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 81 OF 113		SHEET 72 OF 100	







Page Notes  
Signal aliases provided by this page:  
Signal aliases required by this page:  
NOM options provided by this page:



SYNCH MASTER=D7 TONY SYNC DATE=01/10/2012  
**KEPLER FRAME BUFFER I/F**  
Apple Inc.  
DRAWING NUMBER: 051-9509 SIZE: D  
REVISION: 4.2.0  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED  
PAGE: 82 OF 113  
SHEET: 73 OF 100



SYNC MASTER=D7 NICK SYNC DATE=01/03/2012

**1V05 GPU POWER SUPPLY**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED













DRAWING NUMBER	051-9509	SIZE	D
REVISION	4.2.0	BRANCH	
PAGE	83 OF 113	SHEET	74 OF 100

**Page Notes**

Power aliases required by this page:  
 -PPIV35\_GPU\_FB\_VDD

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:



This memory device is in Mirrored Mode.

SYNC MASTER=D7 TONY SYNC DATE=12/13/2011

**GDDR5 Frame Buffer A**

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED












PAGE: 84 OF 113 SHEET: 75 OF 100

**Page Notes**

Power aliases required by this page:  
 -PPIV35\_GPU\_FBVDD0

Signal aliases required by this page:  
 (NONE)

SNM options provided by this page:  
 (NONE)



SYNC MASTER=D7 TONY SYNC DATE=12/13/2011

**GDDR5 Frame Buffer B**


Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 85 OF 113 SHEET: 76 OF 100



**Page Notes**

Power Alliance required by this page:

- 1: APUV05\_GPU\_I2CC\_VDD
- 2: APUV05\_GPU\_I2CC\_VDD
- 3: APUV05\_GPU\_I2CC\_VDD
- 4: APUV05\_GPU\_I2CC\_VDD
- 5: APUV05\_GPU\_I2CC\_VDD
- 6: APUV05\_GPU\_I2CC\_VDD
- 7: APUV05\_GPU\_I2CC\_VDD
- 8: APUV05\_GPU\_I2CC\_VDD

Signal Alliance required by this page:


- 1: APUV05\_GPU\_I2CC\_VDD
- 2: APUV05\_GPU\_I2CC\_VDD
- 3: APUV05\_GPU\_I2CC\_VDD
- 4: APUV05\_GPU\_I2CC\_VDD
- 5: APUV05\_GPU\_I2CC\_VDD
- 6: APUV05\_GPU\_I2CC\_VDD
- 7: APUV05\_GPU\_I2CC\_VDD
- 8: APUV05\_GPU\_I2CC\_VDD

HW options provided by this page:

- 1: P1000
- 2: P1000
- 3: P1000
- 4: P1000
- 5: P1000
- 6: P1000
- 7: P1000
- 8: P1000

79 77 PPIV05\_GPU\_SP\_PLLVDD = PPIV05\_GPU\_VID\_PLLVDD 77


SYNC MASTER=D7 TONY		SYNC DATE=12/13/2011	
<b>KEPLER EDP/DP/GPIO</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9509	D
		REVISION	4.2.0
BRANCH		PAGE	86 OF 113
SHEET		77 OF 100	




Unused signals

TP_GPU_JTAG_TCK	GPU_JTAG_TCK	77
TP_GPU_JTAG_TDI	GPU_JTAG_TDI	77
TP_GPU_JTAG_TDO	GPU_JTAG_TDO	77
TP_GPU_JTAG_TMS	GPU_JTAG_TMS	77
TP_GPU_JTAG_TRST_L	GPU_JTAG_TRST_L	77


ISOLATION R's for GPU Int Temp Sense




GPU XTAL 27 MHZ



GPU VBIOS ROM



GPU overtemp masking



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8704	CRITICAL	GPU:107GTX
118S0409	1	RES,MF,4.99k,1,1/20W,0201	R8704	CRITICAL	GS
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8704	CRITICAL	GPU:107EGE
118S0280	1	RES,MF,30.1k,1,1/20W,0201	R8705	CRITICAL	GPU:107GTX
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8705	CRITICAL	GS
118S0409	1	RES,MF,4.99k,1,1/20W,0201	R8705	CRITICAL	GPU:107EGE
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8710	CRITICAL	FB:BOTH_SAMSUNG
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8710	CRITICAL	FB:BOTH_HYNIX
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8710	CRITICAL	FB:CH1_SAMSUNG
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8710	CRITICAL	FB:CH2_SAMSUNG
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8710	CRITICAL	FB:CH1_HYNIX
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8710	CRITICAL	FB:CH2_HYNIX
118S0175	1	RES,MF,20.0k,1,1/20W,0201	R8711	CRITICAL	FB:BOTH_SAMSUNG
118S0105	1	RES,MF,15.0k,1,1/20W,0201	R8711	CRITICAL	FB:BOTH_HYNIX
118S0013	1	RES,MF,10.0k,1,1/20W,0201	R8711	CRITICAL	FB:CH1_SAMSUNG
118S0013	1	RES,MF,10.0k,1,1/20W,0201	R8711	CRITICAL	FB:CH2_SAMSUNG
118S0230	1	RES,MF,24.9k,1,1/20W,0201	R8711	CRITICAL	FB:CH1_HYNIX
118S0230	1	RES,MF,24.9k,1,1/20W,0201	R8711	CRITICAL	FB:CH2_HYNIX
118S0409	1	RES,MF,4.99k,1,1/20W,0201	R8714	CRITICAL	GPU:107GTX
118S0409	1	RES,MF,4.99k,1,1/20W,0201	R8714	CRITICAL	GS
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8714	CRITICAL	GPU:107EGE
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8715	CRITICAL	GPU:107GTX
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8715	CRITICAL	GS
118S0105	1	RES,MF,15.0k,1,1/20W,0201	R8715	CRITICAL	GPU:107EGE

SYNC MASTER=D7 TONY SYNC DATE=01/10/2012

**KEPLER GPIOs, CLK & STRAPS**







Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 87 OF 113 SHEET: 78 OF 100




# GPU Core S0 Regulator


Max avg current: ? A (design)? A (budget)  
 Max peak current: ? A (design)? A (budget)  
 OC trip point: ? A (nom)? A (min)  
 Switching freq: 290 kHz




## Straps & VID inputs




## GPU Core voltage sense input




## Power goods





## GPU Core compensation and feedback



## GPU Core Output Decoupling



## GPU Core Phases



PAGE TITLE		SYNC DATE=01/03/2012	
VReg GPU Core		DRAWING NUMBER	SIZE
Apple Inc.		051-9509	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.2.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	89 OF 113
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	80 OF 100
IV ALL RIGHTS RESERVED			



8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A

### Internal DP Connector



### Backlight Control






SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE <b>Internal DP Support</b>			
Apple Inc.	DRAWING NUMBER	051-9509	SIZE D
	REVISION	4.2.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.		PAGE 91 OF 113	SHEET 81 OF 100

TP to DP aliases


34	TP_DP_TBTSRC_ML_CP<0>	==	DP_TBTSRC_ML_P<0>	82 98
34	TP_DP_TBTSRC_ML_CN<0>	==	DP_TBTSRC_ML_N<0>	82 98
34	TP_DP_TBTSRC_ML_CP<1>	==	DP_TBTSRC_ML_P<1>	82 98
34	TP_DP_TBTSRC_ML_CN<1>	==	DP_TBTSRC_ML_N<1>	82 98
34	TP_DP_TBTSRC_AUXCH_CP	==	DP_TBTSRC_AUXCH_P	82 98
34	TP_DP_TBTSRC_AUXCH_CN	==	DP_TBTSRC_AUXCH_N	82 98

NC aliases

34	TP_DP_TBTSRC_ML_CP<2>	==	NC_DP_TBTSRC_ML_P<2>	82 98
34	TP_DP_TBTSRC_ML_CN<2>	==	NC_DP_TBTSRC_ML_N<2>	82 98
34	TP_DP_TBTSRC_ML_CP<3>	==	NC_DP_TBTSRC_ML_P<3>	82 98
34	TP_DP_TBTSRC_ML_CN<3>	==	NC_DP_TBTSRC_ML_N<3>	82 98
73	DP_INT_EG_ML_P<2>	==	NC_DP_INT_EG_ML_P<2>	82 98
73	DP_INT_EG_ML_N<2>	==	NC_DP_INT_EG_ML_N<2>	82 98
73	DP_INT_EG_ML_P<3>	==	NC_DP_INT_EG_ML_P<3>	82 98
73	DP_INT_EG_ML_N<3>	==	NC_DP_INT_EG_ML_N<3>	82 98




SYNC MASTER=D7 NICK		SYNC DATE=12/14/2011	
Internal DP MUXing			
Apple Inc.	DRAWING NUMBER	051-9509	SIZE D
	REVISION	4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		92 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		82 OF 100	
IV ALL RIGHTS RESERVED			



SYNC_MASTER=D7 DOUG		SYNC_DATE=12/15/2011	
<b>TBT DDC Crossbar</b>			
Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
		REVISION 4.2.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 93 OF 113	SHEET 83 OF 100

### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R9410,R9413		TBTHV:P12V
114S0338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R9411,R9414		TBTHV:P12V


	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)



NOTE: Polarity Swapped for layout!

NOTE: Polarity Swapped for layout!

### Thunderbolt Connector A



DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).


Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

SYNC MASTER=D7 DOUG		SYNC DATE=12/15/2011	
<b>Thunderbolt Connector A</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-9509	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	94 OF 113
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	84 OF 100
IV ALL RIGHTS RESERVED			

### 3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.


	Nominal	Min	Max
IV3P3	1100mA	1030mA	1200mA
IHV50	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHV53	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7W)



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES_MTL_FILM,1/16W,17.SK,1,0402,SMD,LF	R9610,R9613		TBTHV:P12V
114S0338	2	RES_MTL_FILM,1/16W,17.SK,1,0402,SMD,LF	R9611,R9614		TBTHV:P12V


	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)




DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).

Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

### Thunderbolt Connector B



SYNC MASTER=D7 DOUG		SYNC DATE=12/15/2011	
<b>Thunderbolt Connector B</b>			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	96 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	85 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0745	138S0743		BLC_CAP	BLC Output Cap

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S1592	152S1591		L9700	BLC Switch Inductor
371S0648	371S0694		D9700	BLC Switch Diode

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1054	376S1022		Q9700	BLC Switch FET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S3665	1	IC,LP8545,LED BKLCT CTRLR,LLP24,80	U9700	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1071	376S1073		ALL	Short Protection FET

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0845	376S1067		Q9702	BLC Inrush FET

SYNC MASTER=D7 NICK SYNC DATE=01/03/2012

**LCD Backlight Driver (LP8545)**

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 97 OF 113

SHEET: 86 OF 100

# K70 Board Specific Physical and Spacing Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA	MM	16.2

## General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	*	Y	0.215 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	TOP, BOTTOM	Y	0.215 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	*	Y	0.170 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	*	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	0.138 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP, BOTTOM	Y	0.138 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.110 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	Y	0.180 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM
68_OHM_DIFF	TOP, BOTTOM	Y	0.180 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.135 MM	0.085 MM	=STANDARD	0.160 MM	0.1 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD	0.160 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.089 MM	0.085 MM	=STANDARD	0.220 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.085 MM	=STANDARD	0.220 MM	0.1 MM

## General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

### Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	*	0.076 MM	?
1X_DIELECTRIC	TOP, BOTTOM	0.071 MM	?

### BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

### Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100


## BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

## Board Stack-up

Finished board thickness: 1.58 mm

-----	Top	Signal	0.5 oz (Cu plated)
=====		Prepreg	0.071 mm
-----	2	Plane	1 oz
=====		Prepreg	0.076 mm
-----	3	Signal	0.5 oz
=====		Prepreg	0.435 mm
-----	4	Plane	1 oz
=====		Core	0.127 mm
-----	5	Plane	1 oz
=====		Prepreg	0.435 mm
-----	6	Signal	0.5 oz
=====		Prepreg	0.076 mm
-----	2	Plane	1 oz
=====		Prepreg	0.071 mm
-----	Btm	Signal	0.5 oz (Cu plated)

SYNC MASTER=D7 DAVE		SYNC DATE=12/12/2011	
<b>K70 Rule Definitions</b>			
 Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	100 OF 113
		SHEET	87 OF 100
		SIZE	D

DDR3

DDR3-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DDR\_34S, DDR\_39S, DDR\_42S, DDR\_42S\_D, DDR\_50S, DDR\_68D.

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes POWER\_DDR\_P4MM.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Rows include POWER\_DDR, DDR\_CLK\_PHY, DDR\_CTRL\_PHY, DDR\_CMD\_PHY, DDR\_DQ\_PHY, DDR\_DQS\_PHY.

DDR3 Power-specific Spacing Definitions

Table with 5 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes POWER\_DDR.

Minimum diff spacing is 4 mil Table 3-5, Intel Doc# 473718

DDR3

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a list of constraints for Channel A and Channel B. Includes rules for clocks, data, and command signals.

DDR3-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DDR\_CLK\_ISO, DDR\_CTRL\_ISO, DDR\_CTRL2CTRL, DDR\_CMD\_ISO, DDR\_CMD2CMD, DDR\_DATA\_ISO, DDR\_DQ2DQ, DDR\_DQ2DQS, DDR\_BL2BL, DDR\_CH2CH.

Main Segment Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table with 5 columns: Table, Trace Design, Iso Design, Comments. Rows include 3-2, 3-3, 3-4, 3-5.

Constraints

Clocks: CK[3:0], CK#[3:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row includes DDR\_CLK.

Control: CS#[3:0], CKE[3:0], ODT[3:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include DDR\_CTRL, DDR\_CTRL2CTRL.

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include DDR\_CMD, DDR\_CMD2CMD.

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include DDR\_A\_DQ\_BYTE\*, DDR\_A\_DQS\*, DDR\_B\_DQ\_BYTE\*, DDR\_B\_DQS\*, DDR\_\*\_DQ\_BYTE\*, DDR\_A\_DQ\_BYTE\*, DDR\_A\_DQS\*, DDR\_B\_DQ\_BYTE\*, DDR\_B\_DQS\*, DDR\_B\_DQ\_BYTE\*, DDR\_B\_DQS\*, DDR\_A\_\*, DDR\_B\_\*

See Note (3)

See Note (1)

See Note (3)

See Note (1)

See Note (2)

Note (1): Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2): Intel suggests 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3): In order for the constraints DDR\_\*\_DQ\_BYTE\* to =SAME to win out over DDR\_{A,B}\_DQ\_BYTE\* to DDR\_{A,B}\_DQ\_BYTE\* so that the small intra-bytelane spacing is used, the spacing rule DDR\_DQ2DQ must have a weight greater than DDR\_BL2BL.

Apple Inc. logo and title block containing drawing number 051-9509, revision 4.2.0, and a notice of proprietary property.



PCI Express/DMI

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
PCI_E_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
PCI_E_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
PCI_E_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
PCI_E_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_E3_PHY	*	PCI_E_80D
CLK_PCI_E_PHY	*	PCI_E_90D
COMP_PCI_E_PHY	*	PCI_E_COMP

PCIe and DMI Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
4-5	50	50	15	15.75	PCIe. Impedance inferred from Table 4-7.
4-7	50	50	8	15.75	DMI. Numbers based on Intel stack-up.

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI_E_ISO	*	=5:1_SPACING	?
COMP_PCI_E_ISO	*	=4:1_SPACING	?

Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCI_E	*	*	CLK_PCI_E_ISO
COMP_PCI_E	*	*	COMP_PCI_E_ISO
PEG_R2D	PEG_R2D	*	PEG_SAME_DIR
PEG_D2R	PEG_D2R	*	PEG_SAME_DIR
PEG_D2R	PEG_R2D	*	PEG_ALT_DIR
PEG_D2R	*	*	PEG_ISO
PEG_R2D	*	*	PEG_ISO

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PEG_SAME_DIR	*	=3.5X_DIELECTRIC	?
PEG_ALT_DIR	*	=7X_DIELECTRIC	?
PEG_ISO	*	=4:1_SPACING	?

PEG Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
4.2.1	80	80	16	15.75	PCIe Gen3. Allow looser spacing for same direction on stripline per Anil

PCIe (CPU)

Electrical Constraint Set

Electrical Constraint Set	Physical	Spacing
x16 Graphics		
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D P<15>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D N<15>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C P<15>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C N<15>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R P<15>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R N<15>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C P<15>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C N<15>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D P<14>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D N<14>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C P<14>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C N<14>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R P<14>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R N<14>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C P<14>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C N<14>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D P<13>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D N<13>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D C P<13>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D C N<13>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R P<13>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R N<13>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C P<13>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C N<13>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D P<12>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D N<12>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C P<12>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C N<12>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R P<12>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R N<12>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C P<12>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C N<12>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D P<11>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D N<11>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C P<11>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C N<11>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R P<11>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R N<11>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R C P<11>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R C N<11>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D P<10>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D N<10>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C P<10>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C N<10>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R P<10>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R N<10>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C P<10>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C N<10>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D P<9>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D N<9>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D C P<9>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D C N<9>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R P<9>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R N<9>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R C P<9>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R C N<9>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D P<8>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D N<8>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D C P<8>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D C N<8>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R P<8>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R N<8>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R C P<8>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R C N<8>

PCIe (CPU)

Electrical Constraint Set

Electrical Constraint Set	Physical	Spacing
x16 Graphics		
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D P<7>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D N<7>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C P<7>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C N<7>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R P<7>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R N<7>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C P<7>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C N<7>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D P<6>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D N<6>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C P<6>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C N<6>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R P<6>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R N<6>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C P<6>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C N<6>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D P<5>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D N<5>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D C P<5>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D C N<5>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R P<5>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R N<5>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R C P<5>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R C N<5>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D P<4>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D N<4>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C P<4>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C N<4>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R P<4>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R N<4>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C P<4>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C N<4>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D P<3>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D N<3>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C P<3>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C N<3>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R P<3>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R N<3>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C P<3>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C N<3>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D P<2>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D N<2>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C P<2>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C N<2>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R P<2>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R N<2>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C P<2>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C N<2>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D P<1>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D N<1>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C P<1>
PCI_E_GEN3_R2D	PCI_E3_PHY	PEG_R2D C N<1>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R P<1>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R N<1>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C P<1>
PCI_E_GEN3_D2R	PCI_E3_PHY	PEG_D2R C N<1>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D P<0>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D N<0>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D C P<0>
PCI_E_GEN3_R2D_RVSD	PCI_E3_PHY	PEG_R2D C N<0>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R P<0>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R N<0>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R C P<0>
PCI_E_GEN3_D2R_RVSD	PCI_E3_PHY	PEG_D2R C N<0>
CPU PCIe Clocks		
PEG_REF_CLK	CLK_PCI_E_PHY	CLK_PCI_E
PEG_REF_CLK	CLK_PCI_E_PHY	CLK_PCI_E
CPU PCIe Compensation		
COMP_PCI_E	COMP_PCI_E	CPU_PEG_COMP

SYNC MASTER=D7 DAVE SYNC DATE=12/12/2011

**CPU PCIe Constraints**

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 102 OF 113 SHEET: 89 OF 100

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D
COMP_DMI_PHY	*	50_OHM_SE

PCie-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=7X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

SSD x2 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_SSD_R2D	PCIE_SSD_R2D	*	PCIE_SAME_DIR
PCIE_SSD_D2R	PCIE_SSD_D2R	*	PCIE_SAME_DIR
PCIE_SSD_D2R	PCIE_SSD_R2D	*	PCIE_ALT_DIR
PCIE_SSD_D2R	*	*	PCIE_ISO
PCIE_SSD_R2D	*	*	PCIE_ISO

PCH x1 PCIE Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

DMI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
DMI_SAME_DIR	*	=4X_DIELECTRIC	?
DMI_ALT_DIR	*	=5X_DIELECTRIC	?
DMI_ISO	*	=4X_DIELECTRIC	?

DMI x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_SAME_DIR
DMI_S2N	DMI_S2N	*	DMI_SAME_DIR
DMI_N2S	DMI_S2N	*	DMI_ALT_DIR
DMI_N2S	*	*	DMI_ISO
DMI_S2N	*	*	DMI_ISO

PCie (PCH)

Electrical Constraint Set	Physical	Spacing	
<b>x4 Thunderbolt</b>			
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D P<3..0> 34
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D N<3..0> 34
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D C P<3..0> 18 34
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D C N<3..0> 18 34
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R P<3..0> 18 34
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R N<3..0> 18 34
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R C P<3..0> 34
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R C N<3..0> 34
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_TBT_P 18 34
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_TBT_N 18 34
<b>x2 SSD</b>			
ERR0	PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D P<1> 41
ERR0	PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D N<1> 41
ERR0	PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D C P<1> 18 41
ERR0	PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D C N<1> 18 41
ERR0	PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R P<1> 18 41
ERR0	PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R N<1> 18 41
ERR0	PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R C P<1> 41
ERR0	PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R C N<1> 41
ERR0	PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D P<0> 41
ERR0	PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D N<0> 41
ERR0	PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D C P<0> 18 41
ERR0	PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D C N<0> 18 41
ERR0	PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R P<0> 18 41
ERR0	PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R N<0> 18 41
ERR0	PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R C P<0> 41
ERR0	PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R C N<0> 41
ERR0	PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_SSD_P 18 41
ERR0	PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_SSD_N 18 41
<b>x1 AirPort</b>			
ERR0	PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE_AP_R2D_P 33
ERR0	PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE_AP_R2D_N 33
ERR0	PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE_AP_R2D C P 18 33
ERR0	PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE_AP_R2D C N 18 33
ERR0	PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE_AP_D2R_P 18 33
ERR0	PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE_AP_D2R_N 18 33
ERR0	PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE_AP_D2R C P 18 33
ERR0	PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE_AP_D2R C N 18 33
ERR0	PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_AP_P 18 33
ERR0	PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_AP_N 18 33
<b>x1 Caesar IV</b>			
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_ENET_R2D_P 37
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_ENET_R2D_N 37
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_ENET_R2D C P 18 37
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_ENET_R2D C N 18 37
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_ENET_D2R_P 18 37
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_ENET_D2R_N 18 37
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_ENET_D2R C P 37
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_ENET_D2R C N 37
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_ENET_P 18 37
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_ENET_N 18 37

DMI

Electrical Constraint Set	Physical	Spacing	
<b>DMI</b>			
ERR0	DMI_N2S	PCIE_PHY	DMI_N2S P<3..0> 10 19
ERR0	DMI_N2S	PCIE_PHY	DMI_N2S N<3..0> 10 19
ERR0	DMI_S2N	PCIE_PHY	DMI_S2N P<3..0> 10 19
ERR0	DMI_S2N	PCIE_PHY	DMI_S2N N<3..0> 10 19
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE DMI_CLK100M_CPU_P 11 18
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE DMI_CLK100M_CPU_N 11 18
<b>DMI Compensation</b>			
ERR0	COMP_DMI_PHY	COMP_PCIE	PCH_DMI_COMP 19

SYNC MASTER=D7 DAVE SYNC DATE=12/12/2011

**PCH PCie/DMI Constaints**

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 103 OF 113 SHEET: 90 OF 100

D

C

B

A

D

C

B

A

SATA

SATA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SATA_PHY	*	SATA_90D
COMP_SATA_PHY	*	SATA_50S

SATA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ISO	*	=6:1_SPACING	?
COMP_SATA_ISO	*	=4:1_SPACING	?

SATA Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
15.2.1	90	95	20	23.62	SATA Gen2, SATA Gen3

SATA Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
15-3	50	50	15	15.75	SATA Gen2, SATA Gen3

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA	*	*	SATA_ISO
COMP_SATA	*	*	COMP_SATA_ISO

FDI

FDI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FDI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
COMP_FDI	*	Y	0.25 MM	0.25 MM	3 MM	=STANDARD	=STANDARD
FDI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FDI_DIFF_PHY	*	FDI_85D
FDI_SE_PHY	*	FDI_50S
COMP_FDI_PHY	*	COMP_FDI

FDI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FDI_ISO	*	=3:1_SPACING	?
COMP_FDI_ISO	*	=4:1_SPACING	?

FDI Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table	Imp	Design	Iso	Design	Comments
6-1/6-2	85	85	12	11.81	FDI main length

FDI Compensation Rules (mils)

Table	Trace	Design	Iso	Design	Comments
6-4	10	11.81	-	15.75	Using PCIe guidelines

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FDI	*	*	FDI_ISO
COMP_FDI	*	*	COMP_FDI_ISO

XDP

XDP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
XDP_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
XDP_PHY	*	XDP_55S

XDP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XDP_ISO	*	=2:1_SPACING	?
CLK_JTAG_ISO	*	=4:1_SPACING	?

Desktop Debug Design Guide (Intel Doc# 430883)

Section	Imp	Design	Iso	Design	Comments
1.5	45-65	55	-	15.75	Isolation is for JTAG clocks. All signals default are 50 Ohm SE.

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XDP	*	*	XDP_ISO
CLK_JTAG	*	*	CLK_JTAG_ISO

SATA

Electrical Constraint Set	Physical	Spacing		
PCH SATA Port 0 (HDD)				
8820	SATA_R2D	SATA	SATA HDD R2D P	41
8821	SATA_R2D	SATA	SATA HDD R2D N	41
8822	SATA_R2D	SATA	SATA HDD R2D C P	18 41
8823	SATA_R2D	SATA	SATA HDD R2D C N	18 41
8824	SATA_D2R	SATA	SATA HDD D2R P	18 41
8825	SATA_D2R	SATA	SATA HDD D2R N	18 41
8826	SATA_D2R	SATA	SATA HDD D2R C P	41
8827	SATA_D2R	SATA	SATA HDD D2R C N	41
PCH SATA Port 1 (SSD)				
8828	SATA_R2D_MIX_SSD	SATA	SATA SSD R2D P	41
8829	SATA_R2D_MIX_SSD	SATA	SATA SSD R2D N	41
8830	SATA_R2D_MIX_SSD	SATA	SATA SSD R2D C P	18 41
8831	SATA_R2D_MIX_SSD	SATA	SATA SSD R2D C N	18 41
8832	SATA_D2R_MIX_SSD	SATA	SATA SSD D2R P	18 41
8833	SATA_D2R_MIX_SSD	SATA	SATA SSD D2R N	18 41
8834	SATA_D2R_MIX_SSD	SATA	SATA SSD D2R C P	41
8835	SATA_D2R_MIX_SSD	SATA	SATA SSD D2R C N	41
SSD PCIe/SATA Mux Output				
8836	PCIe_SATA_R2D_MIX_CONN	SATA	PCIe SATA SSD R2D P	41
8837	PCIe_SATA_R2D_MIX_CONN	SATA	PCIe SATA SSD R2D N	41
8838	PCIe_SATA_D2R_MIX_CONN	SATA	PCIe SATA SSD D2R P	41
8839	PCIe_SATA_D2R_MIX_CONN	SATA	PCIe SATA SSD D2R N	41
PCH SATA Compensation				
8840	COMP_SATA_PHY	COMP_SATA	PCH SATA1COMP	18
8841	COMP_SATA_PHY	COMP_SATA	PCH SATA3COMP	18
8842	COMP_SATA_PHY	COMP_SATA	PCH SATA3RBIAS	18

FDI

Electrical Constraint Set	Physical	Spacing		
FDI				
8843	FDI_TX	FDI	CPU FDI TX P<7..0>	8 10
8844	FDI_TX	FDI	CPU FDI TX N<7..0>	8 10
8845	FDI_SE_PHY	FDI	CPU FDI FSYNC<1..0>	8 10
8846	FDI_SE_PHY	FDI	CPU FDI LSYNC<1..0>	8 10
8847	FDI_SE_PHY	FDI	CPU FDI INT	8 10
FDI Compensation				
8848	COMP_FDI_PHY	COMP_FDI	CPU FDI COMP10	10

XDP

Electrical Constraint Set	Physical	Spacing		
CPU XDP				
8849	XDP_EHV	XDP	XDP BPM L<7..0>	11 25
8850	XDP_EHV	XDP	CPU CFG<17..0>	8 10 15 25
8851	ITP_CLK_CONN	CLK_PCIE_EHV	ITPCPU CLK100M P	11 15
8852	ITP_CLK_CONN	CLK_PCIE_EHV	ITPCPU CLK100M N	11 15
8853	ITP_CLK_CONN	CLK_PCIE_EHV	ITPCPU CLK100M P	15 18 25
8854	ITP_CLK_CONN	CLK_PCIE_EHV	ITPCPU CLK100M N	15 18 25
8855	ITP_CLK_CONN	CLK_PCIE_EHV	ITPCPU CLK100M P	25
8856	ITP_CLK_CONN	CLK_PCIE_EHV	ITPCPU CLK100M N	25
PCH XDP				
8857	XDP_EHV	CLK_JTAG	XDP CPU TCK	11 25
8858	XDP_EHV	XDP	XDP CPU TMS	11 25
8859	XDP_EHV	XDP	XDP CPU TDI	11 25
8860	XDP_EHV	XDP	XDP CPU TDO	11 25
8861	XDP_EHV	CLK_JTAG	XDP PCH TCK	18 25
8862	XDP_EHV	XDP	XDP PCH TMS	18 25
8863	XDP_EHV	XDP	XDP PCH TDI	18 25
8864	XDP_EHV	XDP	XDP PCH TDO	18 25

SYNC MASTER=D7 DAVE SYNC DATE=12/12/2011

**SATA/FDI/XDP Constraints**

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 104 OF 113

SHEET: 91 OF 100

PCH

PCH-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCH\_55S and CLK\_PCH\_55S.

PCH-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK\_PCH and COMP\_PCH.

PCI

PCI-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_PCI\_55S.

PCI-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK\_PCI.

LPC

LPC-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC\_55S and CLK\_LPC\_55S.

LPC-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK\_LPC.

HDA

HDA-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA\_55S.

HDA-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

Crystal

Crystal-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_XTAL.

Crystal-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes XTAL.

SPI

SPI-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SPI\_50S and SPI\_55S.

SPI-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

PCI

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include PCI Clock with constraints for CLK\_PCH\_55S.

LPC

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include LPC constraints for LPC\_55S and LPC Clocks.

PCH Clocks

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include PCH Reference Clock, PCH Ref Clock Comp, PCH RTC 32K, and SMC 32K.

25 MHz Reference Clocks

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include 25M Reference Crystal and 25M Reference Clocks.

HDA

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include HDA constraints for HDA\_55S and SPDIF.

SPI Bootrom

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include SPI ROM constraints for SPI\_50S.

Header block containing SYNC MASTER=07 DAVE, SYNC DATE=12/12/2011, PCH and BR Constraints, Apple Inc. logo, drawing number 051-9509, revision 4.2.0, and a notice of proprietary property.

USB

USB-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include USB\_85D and USB\_90D.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Rows include USB2\_PHY and USB3\_PHY.

USB-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB2\_ISO and USB3\_ISO.

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table with 7 columns: Section, Imp, Design, Iso, Design, Comments. Rows include 12.2.1 and 13.3.1.

Constraints

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include USB2 and USB3.

Caesar IV (Ethernet/SD)

CIV-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include ENET\_50S, ENET\_100D, and SD\_50S.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Rows include ENET\_COMP\_PHY, ENET\_DIFF\_PHY, SD\_PHY, and CIV\_SPI.

CIV-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include ENET\_DIFF\_ISO, ENET\_DIFF2DIFF, ENET\_TRANS\_ISO, and COMP\_ENET\_ISO.

Constraints

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include ENET\_DIFF, ENET\_TRANS, COMP\_ENET, and ENET\_TRANS.

2 kv isolation

SD

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SD\_ISO.

SD

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row includes SD.

Camera Processor-to-Camera Sensor I/F (SMIA/MIPI)

Camera Processor's SMIA Interface Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMIA\_100D.

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Row includes SMIA\_DIFF\_PHY.

Camera Processor's SMIA Interface Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SMIA\_DIFF\_ISO and SMIA\_DIFF2DIFF.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row includes SMIA\_DIFF.

USB 3.0 and USB 2.0 Trixies Muxing

Large table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a right column with values. Rows include External Port A (J4600), External Port B (J4610), External Port C (J4700), External Port D (J4710), Camera (J3510), and PCH USB Compensation.

RMH Love

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a right column with values. Rows include USB 2.0 Hub, USB 2.0 Hub Compensation, and USB 2.0 Hub Crystal.

Et tu Brute?

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a right column with values. Rows include Ethernet, SD, and CIV SPI.

Camera Processor-Camera Sensor I/F

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a right column with values. Rows include SMIA\_DP, SPT\_50S, and SMIA\_DP.

Metadata block containing SYNC MASTER=7 DAVE, SYNC DATE=12/12/2011, USB/Ethernet/SD Constraints, Apple Inc. logo, and drawing details like DRAWING NUMBER 051-9509 and SHEET 93 OF 100.

SMBus

SMBus-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_PHY	*	SMB_55S

SMBus-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB_ISO	*	=2x_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SMB_ISO

Sensor

Sensor-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_DIFF_PHY	*	1:1_DIFFPAIR

Sensor-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SENSE	*	*	SENSE_ISO
SENSE	POWER	*	PWR_P2MM
SENSE	GND	*	GND_P2MM

SMBus

Electrical Constraint Set	Physical	Spacing		
<b>SMC</b>				
E80	SMB_PHY	SMB	SMBUS_SMC_0_S0_SCL	44 47
E81	SMB_PHY	SMB	SMBUS_SMC_0_S0_SDA	44 47
E82	SMB_PHY	SMB	SMBUS_SMC_1_S0_SCL	44 47
E83	SMB_PHY	SMB	SMBUS_SMC_1_S0_SDA	44 47
E84	SMB_PHY	SMB	SMBUS_SMC_2_S4_SCL	44 47
E85	SMB_PHY	SMB	SMBUS_SMC_2_S4_SDA	44 47
E86	SMB_PHY	SMB	SMBUS_SMC_3_SCL	44 47
E87	SMB_PHY	SMB	SMBUS_SMC_3_SDA	44 47
E88	SMB_PHY	SMB	SMBUS_SMC_5_G3H_SCL	44 45
E89	SMB_PHY	SMB	SMBUS_SMC_5_G3H_SDA	44 45
<b>PCH</b>				
E8A	TBT_12C_55S	TBT_12C	SMBUS_PCH_CLK	18 47
E8B	TBT_12C_55S	TBT_12C	SMBUS_PCH_DATA	18 47
E8C	SMB_PHY	SMB	SML_PCH_0_CLK	18 47
E8D	SMB_PHY	SMB	SML_PCH_0_DATA	18 47
<b>Display TCon</b>				
E8E	SMB_PHY	SMB	SMB_DP_TCON_SCL	47 81
E8F	SMB_PHY	SMB	SMB_DP_TCON_SDA	47 81

Temperature Sense

Electrical Constraint Set	Physical	Spacing		
<b>EMC1414-1 (Production)</b>				
E8V	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_1_P	50
E8W	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_1_N	50
E8X	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_2_P	50
E8Y	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_2_N	50
E8Z	SNS_TEMP	SNS_DIFF_PHY	SNS_ACDC_P	6 50
E90	SNS_TEMP	SNS_DIFF_PHY	SNS_ACDC_N	6 50
<b>TMP423 (Development)</b>				
E91	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_1_P	50
E92	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_1_N	50
E93	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_2_P	50
E94	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_2_N	50
E95	SNS_TEMP	SNS_DIFF_PHY	SNS_SKIN_P	50
E96	SNS_TEMP	SNS_DIFF_PHY	SNS_SKIN_N	50
E97	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_3_P	50
E98	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_3_N	50
<b>HDD Out-of-Band</b>				
E99		SENSE	SMC_HDD_OOB_TEMP	
E9A		SENSE	HDD_OOB_TEMP_CONN	
E9B		SENSE	HDD_OOB_TEMP_FILT	
E9C		SENSE	HDD_OOB_TEMP_E	
<b>SSD Out-of-Band</b>				
E9D		SENSE	SMC_SSD_OOB_TEMP	
E9E		SENSE	SMC_SSD_TEMP_CTL	
E9F		SENSE	SSD_OOB_TEMP	

SMC

Electrical Constraint Set	Physical	Spacing		
<b>SMC</b>				
E9G	CLK_XTAL	XTAL	SMC_XTAL	44 45
E9H	CLK_XTAL	XTAL	SMC_EXTAL	44 45

Current/Voltage Sense

Electrical Constraint Set	Physical	Spacing		
<b>Common</b>				
E9I		SENSE	GND_SMC_AVSS	44 45 48 49
<b>12V S5 (System Total)</b>				
E9J	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VG3H_P	48
E9K	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VG3H_N	48
E9L		SENSE	ISNS_P12VG3H_R	48
E9M		SENSE	ISNS_P12VG3H	45 48
E9N		SENSE	VSNS_P12VG3H	45 48
<b>12V S0 (GPU Core)</b>				
E9O	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUCORE_P	48
E9P	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUCORE_N	48
E9Q		SENSE	ISNS_P12VS0_GPUCORE_R	48
E9R		SENSE	ISNS_P12VS0_GPUCORE	45 48
E9S		SENSE	VSNS_P12VS0_GPUCORE	45 48
<b>HDD</b>				
E9T	SNS_CURRENT	SNS_DIFF_PHY	SNS_HDD_P	48
E9U	SNS_CURRENT	SNS_DIFF_PHY	SNS_HDD_N	48
E9V		SENSE	ISNS_HDD0_R	48
E9W		SENSE	ISNS_HDD0	45 48
E9X		SENSE	VSNS_HDD0	45 48
<b>SSD</b>				
E9Y	SNS_CURRENT	SNS_DIFF_PHY	SNS_SSD_P	49
E9Z	SNS_CURRENT	SNS_DIFF_PHY	SNS_SSD_N	49
E9A0		SENSE	ISNS_SSD0_R	49
E9B0		SENSE	ISNS_SSD0	45 49
E9C0		SENSE	VSNS_SSD0	45 49
<b>VDDQ S3 (DDR)</b>				
E9D0	SNS_CURRENT	SNS_DIFF_PHY	SNS_VDDQ3_DDR_P	49
E9E0	SNS_CURRENT	SNS_DIFF_PHY	SNS_VDDQ3_DDR_N	49
E9F0		SENSE	ISNS_VDDQ3_DDR_R	49
E9G0		SENSE	ISNS_VDDQ3_DDR	45 49
E9H0		SENSE	VSNS_VDDQ3_DDR	45 49
<b>VDDQ S0 (GPU Uncore)</b>				
E9I0	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUUC_P	48
E9J0	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUUC_N	48
E9K0		SENSE	ISNS_P12VS0_GPUUC_R	48
E9L0		SENSE	ISNS_P12VS0_GPUUCORE	45 48
E9M0		SENSE	VSNS_P12VS0_GPUUCORE	45 48
<b>CPU Core</b>				
E9N0	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUCORE_P	48
E9O0	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUCORE_N	48
E9P0		SENSE	ISNS_CPUCORE_FB	48
E9Q0		SENSE	ISNS_CPUCORE	45 48
E9R0		SENSE	VSNS_CPUCORE	45 48
<b>CPU AXG</b>				
E9S0	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUAXG_P	48
E9T0	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUAXG_N	48
E9U0		SENSE	ISNS_CPUAXG_FB	48
E9V0		SENSE	ISNS_CPUAXG	45 48
E9W0		SENSE	VSNS_CPUAXG	45 48

SYNC MASTER=D7 DOUG		SYNC DATE=01/03/2012	
PAGE TITLE			
SMBus/Sensor Constraints			
DRAWING NUMBER		SIZE	
051-9509		D	
REVISION		BRANCH	
4.2.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
107 OF 113		94 OF 100	

DC-DC

Power-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GND_P3MM	*	Y	0.300 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
GND_P5MM	*	Y	0.500 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
POWER_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
POWER_P3MM	*	Y	0.300 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
POWER_P6MM	*	Y	0.600 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_P5MM
GND	BGA	GND_P3MM
POWER	*	POWER_P6MM
POWER	BGA	POWER_P3MM
VR_CTL_PHY	*	POWER_P3MM
VR_CTL_PHY	BGA	STANDARD
VR_VID_PHY	*	POWER_50S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VR_DIDT_PHY	*	POWER_P6MM
VR_DIDT_PHY	BGA	STANDARD

Power-specific Spacing Definitions Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_ISO	*	=STANDARD	?
GND_ISO	*	=STANDARD	?

Constraints Power and Common

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	POWER_ISO
GND	*	*	GND_ISO

DC-DC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SWNODE_ISO	*	=8:1_SPACING	1000
SWNODE_SW2SW	*	=1:1_SPACING	?
SWNODE_SW2PWR	*	=2:1_SPACING	?
SWNODE_SW2GND	*	=2:1_SPACING	?

DC-DC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_SWITCH	*	*	SWNODE_ISO
VR_SWITCH	*	BGA	BGA_P1MM
VR_SWITCH	VR_SWITCH	*	SWNODE_SW2SW
VR_SWITCH	POWER	*	SWNODE_SW2PWR
VR_SWITCH	GND	*	SWNODE_SW2GND

DC-DC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL_ISO	*	=3:1_SPACING	?
VR_VID_ISO	*	=4X_DIELECTRIC	?

DC-DC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CTL	*	*	VR_CTL_ISO
VR_VID	*	*	VR_VID_ISO

VDDQ S3 (1.5V)/VTT S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Input Bus</b>					
REG V5IN U7700	POWER	POWER	5V		
<b>Local Ground</b>					
AGND VDDQ3	GND	GND	0V		
<b>VDDQ S3</b>					
REG PHASE VDDQ3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG PHASE VDDQ3 L	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT VDDQ3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT VDDQ3 RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE
REG UGATE VDDQ3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG UGATE VDDQ3 R	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG LGATE VDDQ3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG SNUBBER VDDQ3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
PPVDDQ S3 SENSE	POWER	POWER	1.5V		
REG VDDQ3 VDDQSNS	VR_CTL_PHY	VR_CTL			
REG VDDQ3 VREF	VR_CTL_PHY	VR_CTL			
REG VDDQ3 REFIN	VR_CTL_PHY	VR_CTL			
REG VDDQ3 MODE	VR_CTL_PHY	VR_CTL			
REG VDDQ3 TRIP	VR_CTL_PHY	VR_CTL			
LDO DDRVTT0 SNS	VR_CTL_PHY	VR_CTL			
<b>Output Bus</b>					
PPVDDQ S3	POWER	POWER	1.5V		
PPDDRVT S3	POWER_DDR	POWER_DDR	0.75V		
PPDDRVT S0	POWER_DDR	POWER_DDR	0.75V		
<b>FET Switched</b>					
P1V5 S0	POWER	POWER	1.5V		
<b>Sensed</b>					
PPVDDQ S3 DDR	POWER	POWER	1.5V		

CPU VccIO/ PCH 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Input Bus</b>					
REG VCC U7400	POWER	POWER	5V		
REG PVCC U7400	POWER	POWER	5V		
<b>Local Ground</b>					
AGND P1V05S0	GND	GND	0V		
<b>1.05V S0</b>					
REG PHASE P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG PHASE P1V05S0 L	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT P1V05S0 RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE
REG UGATE P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG UGATE P1V05S0 R	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG LGATE P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG SNUBBER P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG P1V05S0 OCSET	VR_CTL_PHY	VR_CTL			
REG P1V05S0 VO	VR_CTL_PHY	VR_CTL			
SNS CPU VCCIO P	SNS_DIFF_PHY	SENSE			
SNS CPU VCCIO N	SNS_DIFF_PHY	SENSE			
SNS P1V05S0 XW P	SNS_DIFF_PHY	SENSE			
SNS P1V05S0 XW N	SNS_DIFF_PHY	SENSE			
REG P1V05S0 FB		SENSE			
REG P1V05S0 RTN		SENSE			
REG P1V05S0 SREF	VR_CTL_PHY	VR_CTL			
REG P1V05S0 FSEL	VR_CTL_PHY	VR_CTL			
<b>Output Bus</b>					
PP1V05 S0	POWER	POWER	1.05V		
<b>FET Switched</b>					
PP1V05 TBTL	POWER	POWER	1.05V		
PP1V05 TBTCIO	POWER	POWER	1.05V		

CPU VccSA

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Input Bus</b>					
REG VCC U7500	POWER	POWER	5V		
REG PVCC U7500	POWER	POWER	5V		
<b>Local Ground</b>					
AGND VCCSAS0	GND	GND	0V		
<b>VCCSA</b>					
REG PHASE VCCSAS0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT VCCSAS0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT VCCSAS0 RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE
REG UGATE VCCSAS0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG LGATE VCCSAS0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG SNUBBER VCCSAS0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG VCCSAS0 OCSET	VR_CTL_PHY	VR_CTL			
REG VCCSAS0 VO	VR_CTL_PHY	VR_CTL			
SNS CPU VCCSA	SNS_DIFF_PHY	SENSE			
SNS VCCSAS0 XW P	SNS_DIFF_PHY	SENSE			
SNS VCCSAS0 XW N	SNS_DIFF_PHY	SENSE			
REG VCCSAS0 FB		SENSE			
REG VCCSAS0 RTN		SENSE			
REG VCCSAS0 SREF	VR_CTL_PHY	VR_CTL			
REG VCCSAS0 FSEL	VR_CTL_PHY	VR_CTL			
<b>Output Bus</b>					
PPVCCSA S0	POWER	POWER	0.925V		

SYNC MASTER=D7 DAVE SYNC DATE=12/12/2011

**VReg Constraints**

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 108 OF 113 SHEET: 95 OF 100

CPU Core Phases

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
REG	POWER	POWER	1.2V			PP12V_S0_CPUCORE_FLT 62 63 64
REG	POWER	POWER	5V			REG_VCC_U7100 62
Local Ground						
REG	GND	GND	0V			AGND_CPU 62 63 64
Phase 1						
REG	POWER	POWER	1.2V			REG_LVCC_U7210 63
REG	VR_CTL_PHV	VR_CTL				REG_PWM_CPUCORE_1 62 63
REG	VR_CTL_PHV	VR_CTL				REG_PWM_CPUCORE_1_R 62
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUCORE_1 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUCORE_1 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUCORE_1_RC 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUCORE_1 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUCORE_1 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUCORE_1 63
REG	POWER	POWER	1.1V			PPCPUCORE_S0_SENSE_1 63
REG	SNS_DIFF_PHV	SENSE				REG_ISENCORE_1_P 62 63
REG	SNS_DIFF_PHV	SENSE				REG_ISENCORE_1_N 62
REG	SNS_DIFF_PHV	SENSE				REG_ISENCORE_1_NR 62 63
Phase 2						
REG	POWER	POWER	1.2V			REG_LVCC_U7230 63
REG	VR_CTL_PHV	VR_CTL				REG_PWM_CPUCORE_2 62 63
REG	VR_CTL_PHV	VR_CTL				REG_PWM_CPUCORE_2_R 62
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUCORE_2 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUCORE_2 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUCORE_2_RC 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUCORE_2 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUCORE_2 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUCORE_2 63
REG	POWER	POWER	1.1V			PPCPUCORE_S0_SENSE_2 63
REG	SNS_DIFF_PHV	SENSE				REG_ISENCORE_2_P 62 63
REG	SNS_DIFF_PHV	SENSE				REG_ISENCORE_2_N 63
REG	SNS_DIFF_PHV	SENSE				REG_ISENCORE_2_NR 62 63
Phase 3						
REG	POWER	POWER	1.2V			REG_LVCC_U7250 63
REG	VR_CTL_PHV	VR_CTL				REG_PWM_CPUCORE_3 62 63
REG	VR_CTL_PHV	VR_CTL				REG_PWM_CPUCORE_3_R 62
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUCORE_3 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUCORE_3 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUCORE_3_RC 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUCORE_3 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUCORE_3 63
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUCORE_3 63
REG	POWER	POWER	1.1V			PPCPUCORE_S0_SENSE_3 63
REG	SNS_DIFF_PHV	SENSE				REG_ISENCORE_3_P 62 63
REG	SNS_DIFF_PHV	SENSE				REG_ISENCORE_3_N 63
REG	SNS_DIFF_PHV	SENSE				REG_ISENCORE_3_NR 62 63

CPU AXG Phase and Core Controller

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
AXG						
REG	POWER	POWER	1.2V			REG_LVCC_U7330 64
REG	VR_CTL_PHV	VR_CTL				REG_PWM_CPUAXG 62 64
REG	VR_CTL_PHV	VR_CTL				REG_PWM_CPUAXG_R 62
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUAXG 64
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUAXG 64
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUAXG_RC 64
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUAXG 64
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUAXG 64
REG	VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUAXG 64
REG	POWER	POWER	1.1V			PPCPUAXG_S0_SENSE 64
REG	SNS_DIFF_PHV	SENSE				REG_ISENAXG_P 64
REG	SNS_DIFF_PHV	SENSE				REG_ISENAXG_N 64
REG						REG_ISENAXG_PR 62 64
REG						REG_ISENAXG_NR 62 64
ISL6364						
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_COMP 62
REG	VR_CTL_PHV	VR_CTL				CPUCORE_COMP_RC 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_FB 62
REG	VR_CTL_PHV	VR_CTL				CPUCORE_FB_RC 62
REG	VR_CTL_PHV	VR_CTL				CPUCORE_FB_R_1 62
REG	VR_CTL_PHV	VR_CTL				CPUCORE_FB_R_2 62
REG	VR_CTL_PHV	VR_CTL				CPUCORE_PSI_COMP_RC 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_PSI_COMP 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_HFCOMP 62
REG	SNS_DIFF_PHV	SENSE				SNS_CPU_VCORE_P 13 62
REG	SNS_DIFF_PHV	SENSE				SNS_CPU_VCORE_N 13 62
REG	SNS_DIFF_PHV	SENSE				SNS_VCORE_R_P 62
REG	SNS_DIFF_PHV	SENSE				SNS_VCORE_R_N 62
REG	SNS_DIFF_PHV	SENSE	1.1V			SNS_VCORE_XW_P 62
REG	SNS_DIFF_PHV	SENSE	0V			SNS_VCORE_XW_N 62
REG						REG_CPUCORE_VSEN 62
REG						REG_CPUCORE_RGND 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_IMON 48 62
REG	VR_CTL_PHV	VR_CTL				CPUCORE_IMON_R 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_TM 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_SOUTH 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_NPSI 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_FDVID 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_IAUTO 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_SW_FREQ 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_RAMPADJ 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_EN_PWR 62
REG	VR_CTL_PHV	VR_CTL				CPUCORE_EN_PWR_R 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUCORE_RSET 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUAXG_COMP 62
REG	VR_CTL_PHV	VR_CTL				CPUAXG_COMP_RC 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUAXG_FB 62
REG	VR_CTL_PHV	VR_CTL				CPUAXG_FB_RC 62
REG	VR_CTL_PHV	VR_CTL				CPUAXG_FB_R_1 62
REG	VR_CTL_PHV	VR_CTL				CPUAXG_FB_R_2 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUAXG_HFCOMP 62
REG	SNS_DIFF_PHV	SENSE				SNS_CPU_VAXG_P 13 62
REG	SNS_DIFF_PHV	SENSE				SNS_CPU_VAXG_N 13 62
REG	SNS_DIFF_PHV	SENSE				SNS_VAXG_R_P 62
REG	SNS_DIFF_PHV	SENSE				SNS_VAXG_R_N 62
REG	SNS_DIFF_PHV	SENSE	1.1V			SNS_VAXG_XW_P 62
REG	SNS_DIFF_PHV	SENSE	0V			SNS_VAXG_XW_N 62
REG						REG_CPUAXG_VSEN 62
REG						REG_CPUAXG_RGND 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUAXG_IMON 48 62
REG	VR_CTL_PHV	VR_CTL				CPUAXG_IMON_R 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUAXG_TM 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUAXG_TCOMP 62
REG	VR_CTL_PHV	VR_CTL				REG_CPUAXG_SW_FREQ 62
REG	VR_VID_PHV	VR_VID				CPU_VIDCLK 13 62
REG	VR_VID_PHV	VR_VID				CPU_VIDCLK_R 13
REG	VR_VID_PHV	VR_VID				CPU_VIDALERT_L 13 62
REG	VR_VID_PHV	VR_VID				CPU_VIDALERT_R_L 13
REG	VR_VID_PHV	VR_VID				CPU_VIDSOUT 13 62
REG	VR_VID_PHV	VR_VID				CPU_VIDSOUT_R 13
Output Bus						
REG	POWER	POWER	1.1V			PPVCORE_S0_CPU 6
REG	POWER	POWER	1.1V			PPVAXG_S0 6

SYNC\_MASTER=D7\_DAVE SYNC\_DATE=12/12/2011

CPU VReg Constraints

Apple Inc.

DRAWING NUMBER 051-9509 SIZE D

REVISION 4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 109 OF 113

SHEET 96 OF 100



GPU Core Phases and Controller

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
REG PVCC U8900	POWER	POWER	1.2V			REG PVCC U8900 80
REG VCC U8900	POWER	POWER	5V			REG VCC U8900 80
Phase 1						
REG PHASE GPUCORE 1	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPUCORE 1 80
REG BOOT GPUCORE 1	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT GPUCORE 1 80
REG BOOT GPUCORE 1 RC	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT GPUCORE 1 RC 80
REG UGATE GPUCORE 1	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE GPUCORE 1 80
REG LGATE GPUCORE 1	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE GPUCORE 1 80
REG ISEN GPUCORE 1	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG ISEN GPUCORE 1 80
REG SNUBBER GPUCORE 1	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG SNUBBER GPUCORE 1 80
Phase 2						
REG PHASE GPUCORE 2	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPUCORE 2 80
REG BOOT GPUCORE 2	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT GPUCORE 2 80
REG BOOT GPUCORE 2 RC	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT GPUCORE 2 RC 80
REG UGATE GPUCORE 2	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE GPUCORE 2 80
REG LGATE GPUCORE 2	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE GPUCORE 2 80
REG ISEN GPUCORE 2	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG ISEN GPUCORE 2 80
REG SNUBBER GPUCORE 2	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG SNUBBER GPUCORE 2 80
ISL6568						
REG GPUCORE ICOMP	VR_CTL_PHY	VR_CTL				REG GPUCORE ICOMP 80
REG GPUCORE OCSET	VR_CTL_PHY	VR_CTL				REG GPUCORE OCSET 80
GPUCORE ICOMP_R	VR_CTL_PHY	VR_CTL				GPUCORE ICOMP_R 80
REG GPUCORE IREF	VR_CTL_PHY	VR_CTL				REG GPUCORE IREF 80
REG GPUCORE ISUM	VR_CTL_PHY	VR_CTL				REG GPUCORE ISUM 80
REG GPUCORE COMP	VR_CTL_PHY	VR_CTL				REG GPUCORE COMP 80
GPUCORE COMP_RC	VR_CTL_PHY	VR_CTL				GPUCORE COMP_RC 80
REG GPUCORE VDIFF	VR_CTL_PHY	VR_CTL				REG GPUCORE VDIFF 80
GPUCORE VDIFF_R	VR_CTL_PHY	VR_CTL				GPUCORE VDIFF_R 80
GPUCORE VDIFF_RC	VR_CTL_PHY	VR_CTL				GPUCORE VDIFF_RC 80
REG GPUCORE FB	VR_CTL_PHY	VR_CTL				REG GPUCORE FB 80
SNS_GPU_CORE_P	SNS_DIFF_PHY	SENSE				SNS_GPU_CORE_P 79 80
SNS_GPU_CORE_N	SNS_DIFF_PHY	SENSE				SNS_GPU_CORE_N 79 80
REG GPUCORE VSEN		SENSE				REG GPUCORE VSEN 80
REG GPUCORE RGND		SENSE				REG GPUCORE RGND 80
REG GPUCORE VID4	VR_VID_PHY	VR_VID				REG GPUCORE VID4 80
REG GPUCORE VID3	VR_VID_PHY	VR_VID				REG GPUCORE VID3 80
REG GPUCORE VID2	VR_VID_PHY	VR_VID				REG GPUCORE VID2 80
REG GPUCORE VID1	VR_VID_PHY	VR_VID				REG GPUCORE VID1 80
REG GPUCORE VID0	VR_VID_PHY	VR_VID				REG GPUCORE VID0 80
REG GPUCORE MODE	VR_CTL_PHY	VR_CTL				REG GPUCORE MODE 80
REG GPUCORE REF	VR_CTL_PHY	VR_CTL				REG GPUCORE REF 80
REG GPUCORE OFS	VR_CTL_PHY	VR_CTL				REG GPUCORE OFS 80
REG GPUCORE FS	VR_CTL_PHY	VR_CTL				REG GPUCORE FS 80
Output Bus						
PPVCCORE_S0_GPU	POWER	POWER	1.0V			PPVCCORE_S0_GPU 6

GPU 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
REG VCC U8300	POWER	POWER	5V			REG VCC U8300 74
Local Ground						
P1V05_GPU_AGND	GND	GND	0V			P1V05_GPU_AGND 74
1.05V S0						
REG PHASE GPU P1V05S0	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPU P1V05S0 74
REG PHASE GPU P1V05S0 L	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPU P1V05S0 L 74
REG BOOT GPU P1V05S0	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT GPU P1V05S0 74
REG BOOT GPU P1V05S0 RC	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT GPU P1V05S0 RC 74
REG UGATE GPU P1V05S0	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE GPU P1V05S0 74
REG UGATE GPU P1V05S0 R	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE GPU P1V05S0 R 74
REG LGATE GPU P1V05S0	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE GPU P1V05S0 74
REG GPU P1V05S0_OCSET_R	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0_OCSET_R 74
REG GPU P1V05S0_VO_R	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0_VO_R 74
REG GPU P1V05S0_OCSET	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0_OCSET 74
REG GPU P1V05S0_VO	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0_VO 74
SNS_GPU_PEX_IOVDD_P	SNS_DIFF_PHY	SENSE				SNS_GPU_PEX_IOVDD_P 74 79
SNS_GPU_PEX_IOVDD_N	SNS_DIFF_PHY	SENSE				SNS_GPU_PEX_IOVDD_N 74 79
REG GPU P1V05S0_FB		SENSE				REG GPU P1V05S0_FB 74
REG GPU P1V05S0_RTN		SENSE				REG GPU P1V05S0_RTN 74
REG GPU P1V05S0_SREF	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0_SREF 74
REG GPU P1V05S0_FSEL	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0_FSEL 74
Output Bus						
P1V05_S0_GPU	POWER	POWER	1.05V			P1V05_S0_GPU 6

GPU VDDQ

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
REG VCC U8350	POWER	POWER	5V			REG VCC U8350 74
REG PVCC U8350	POWER	POWER	5V			REG PVCC U8350 74
Local Ground						
AGND_GPUVDDQ	GND	GND	0V			AGND_GPUVDDQ 74
GPU VDDQ						
REG PHASE GPUVDDQ	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPUVDDQ 74
REG BOOT GPUVDDQ	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT GPUVDDQ 74
REG BOOT GPUVDDQ_RC	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT GPUVDDQ_RC 74
REG UGATE GPUVDDQ	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE GPUVDDQ 74
REG LGATE GPUVDDQ	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE GPUVDDQ 74
REG GPUVDDQ_OCSET	VR_CTL_PHY	VR_CTL				REG GPUVDDQ_OCSET 74
REG GPUVDDQ_VO	VR_CTL_PHY	VR_CTL				REG GPUVDDQ_VO 74
SNS_GPUVDDQ_P	SNS_DIFF_PHY	SENSE				SNS_GPUVDDQ_P 73 74
SNS_GPUVDDQ_N	SNS_DIFF_PHY	SENSE				SNS_GPUVDDQ_N 73 74
REG GPUVDDQ_FB		SENSE				REG GPUVDDQ_FB 74
REG GPUVDDQ_RTN		SENSE				REG GPUVDDQ_RTN 74
REG GPUVDDQ_SREF	VR_CTL_PHY	VR_CTL				REG GPUVDDQ_SREF 74
REG GPUVDDQ_FSEL	VR_CTL_PHY	VR_CTL				REG GPUVDDQ_FSEL 74
REG GPUVDDQ_SET0	VR_CTL_PHY	VR_CTL				REG GPUVDDQ_SET0 74
REG GPUVDDQ_SET1	VR_CTL_PHY	VR_CTL				REG GPUVDDQ_SET1 74
REG GPUVDDQ_SET1_R	VR_CTL_PHY	VR_CTL				REG GPUVDDQ_SET1_R 74
Output Bus						
PPVDDQ_S0_GPU	POWER	POWER	1.5V			PPVDDQ_S0_GPU 6

3.3V S5/5V S4

Physical	Spacing	Voltage	DIDT	NO_TEST		
Input Bus						
REG VIN U7600	POWER	1.2V			REG VIN U7600 67	
REG VCC1 U7600	POWER	5V			REG VCC1 U7600 67	
REG VCC2 U7600	POWER	5V			REG VCC2 U7600 67	
3.3V S5						
REG PHASE P3V3S5	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE P3V3S5 67
REG BOOT P3V3S5	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT P3V3S5 67
REG BOOT P3V3S5_RC	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT P3V3S5_RC 67
REG UGATE P3V3S5	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE P3V3S5 67
REG LGATE P3V3S5	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE P3V3S5 67
REG SNUBBER P3V3S5	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG SNUBBER P3V3S5 67
REG P3V3S5_ISEN	VR_CTL_PHY	VR_CTL				REG P3V3S5_ISEN 67
REG P3V3S5_OCSET	VR_CTL_PHY	VR_CTL				REG P3V3S5_OCSET 67
REG P3V3S5_FSET	VR_CTL_PHY	VR_CTL				REG P3V3S5_FSET 67
REG P3V3S5_VOUT	VR_CTL_PHY	VR_CTL				REG P3V3S5_VOUT 67
REG P3V3S5_VOUT_R	VR_CTL_PHY	VR_CTL				REG P3V3S5_VOUT_R 67
REG P3V3S5_FB	VR_CTL_PHY	VR_CTL				REG P3V3S5_FB 67
5V S3						
REG PHASE P5VS4	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE P5VS4 67
REG BOOT P5VS4	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT P5VS4 67
REG BOOT P5VS4_RC	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT P5VS4_RC 67
REG UGATE P5VS4	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE P5VS4 67
REG LGATE P5VS4	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE P5VS4 67
REG SNUBBER P5VS4	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG SNUBBER P5VS4 67
REG P5VS4_ISEN	VR_CTL_PHY	VR_CTL				REG P5VS4_ISEN 67
REG P5VS4_OCSET	VR_CTL_PHY	VR_CTL				REG P5VS4_OCSET 67
REG P5VS4_FSET	VR_CTL_PHY	VR_CTL				REG P5VS4_FSET 67
REG P5VS4_VOUT	VR_CTL_PHY	VR_CTL				REG P5VS4_VOUT 67
REG P5VS4_VOUT_R	VR_CTL_PHY	VR_CTL				REG P5VS4_VOUT_R 67
REG P5VS4_FB	VR_CTL_PHY	VR_CTL				REG P5VS4_FB 67
Output Bus						
PP5V_S5	POWER	POWER	5V			PP5V_S5 6
PP5V_S4	POWER	POWER	5V			PP5V_S4 6
PP3V3_S5	POWER	POWER	3.3V			PP3V3_S5 6
FET Switched						
PP5V_S0	POWER	POWER	5V			PP5V_S0 6
PP3V3_S4	POWER	POWER	3.3V			PP3V3_S4 6
PP3V3_S0	POWER	POWER	3.3V			PP3V3_S0 6
PP3V3_S0_SSD	POWER	POWER	3.3V			PP3V3_S0_SSD 6
PP3V3_ENET	POWER	POWER	3.3V			PP3V3_ENET 6
PP3V3_TBTLIC	POWER	POWER	3.3V			PP3V3_TBTLIC 6
Sensed						
PPSSD_S0	POWER	POWER	3.3V			PPSSD_S0 6

DDR3 Vref

Physical	Spacing	Voltage	DIDT	NO_TEST	
Memory Vref					
PP3V3_S4_VREFMRGN_DAC	POWER	POWER	3.3V		PP3V3_S4_VREFMRGN_DAC 32
PP3V3_S4_VREFMRGN_CTRL	POWER	POWER	3.3V		PP3V3_S4_VREFMRGN_CTRL 32
PPDDRVRREF_DQ_MEM_A_S3	POWER_DDR	POWER_DDR	0.75V		PPDDRVRREF_DQ_MEM_A_S3 6
PPDDRVRREF_DQ_MEM_B_S3	POWER_DDR	POWER_DDR	0.75V		PPDDRVRREF_DQ_MEM_B_S3 6
PPDDRVRREF_CA_MEM_A_S3	POWER_DDR	POWER_DDR	0.75V		PPDDRVRREF_CA_MEM_A_S3 6
PPDDRVRREF_CA_MEM_B_S3	POWER_DDR	POWER_DDR	0.75V		PPDDRVRREF_CA_MEM_B_S3 6
CPU_DIMM_VREF_DAC_A	POWER_DDR	POWER_DDR	0.75V		CPU_DIMM_VREF_DAC_A 11
CPU_DIMM_VREF_DAC_B	POWER_DDR	POWER_DDR	0.75V		CPU_DIMM_VREF_DAC_B 11
CPU_DDR_VREF	POWER_DDR	POWER_DDR	0.75V		CPU_DDR_VREF 11

3.42V G3H

Physical	Spacing	Voltage	DIDT	NO_TEST	
3.42V G3H					
P3V42G3H_BOOST	POWER	VR_SWITCH	1.2V		P3V42G3H_BOOST 69
P3V42G3H_SW	POWER	VR_SWITCH	1.2V		P3V42G3H_SW 69
P3V42G3H_FB	VR_CTL_PHY	VR_CTL			P3V42G3H_FB 69
P3V42G3H_SHDN_L	VR_CTL_PHY	VR_CTL			P3V42G3H_SHDN_L 69
Output Bus					
PP3V42_G3H	POWER	POWER	3.425V		PP3V42_G3H 6

1.8V S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
1.8V S0					
REG PHASE P1V8S0	POWER	VR_SWITCH	5V		REG PHASE P1V8S0 68
REG P1V8S0_VFB	VR_CTL_PHY	VR_CTL			REG P1V8S0_VFB 68
REG P1V8S0_SYNCN	VR_CTL_PHY	VR_CTL			REG P1V8S0_SYNCN 68
Output Bus					
P1V8_S0	POWER	POWER	1.8V		P1V8_S0 6

HDD S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
HDD S0					
PPHDD_S0	POWER	POWER	5V		PPHDD_S0 6

12V

Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus					
PP12V_ACDC	POWER	POWER	12V		PP12V_ACDC 6
FET Switched					
PP12V_S5	POWER				

# Thunderbolt

## Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTDP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

## Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C	*	=2x_DIELECTRIC	?
TBT_SPI	*	=2x_DIELECTRIC	?
TBTDP	*	=5x_DIELECTRIC	?
TBTDP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

# DisplayPort

## DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

## DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

Pairs should be within 100 mils of clock length.  
Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

# TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing	
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_ML_C_P<3..0> 34 77
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_ML_C_N<3..0> 34 77
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_ML_P<3..0> 34
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_ML_N<3..0> 34
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_AUXCH_C_P 34 71
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_AUXCH_C_N 34 71
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_AUXCH_P 34
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_AUXCH_N 34
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_ML_C_P<3..0> 34 77
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_ML_C_N<3..0> 34 77
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_ML_P<3..0> 34
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_ML_N<3..0> 34
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_AUXCH_C_P 34 71
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_AUXCH_C_N 34 71
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_AUXCH_P 34
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_AUXCH_N 34
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_ML_P<3..0> 82
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_ML_N<3..0> 82
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_ML_C_P<3..0> 82
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_ML_C_N<3..0> 82
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_AUXCH_P 82
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_AUXCH_N 82
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_AUX_C_P 82
DE_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_AUX_C_N 82
TBT_I2C_55S	TBT_I2C	=I2C_TBTTRTR_SCL	34 47
TBT_I2C_55S	TBT_I2C	=I2C_TBTTRTR_SDA	34 47
TBT_SBT_CLK	TBT_SBT_55S	TBT_SBT	TBT_SPI_CLK 34
TBT_SPI_MOSI	TBT_SPI_55S	TBT_SPI	TBT_SPI_MOSI 34
TBT_SPI_MISO	TBT_SPI_55S	TBT_SPI	TBT_SPI_MISO 34
TBT_SPI_CS_L	TBT_SPI_55S	TBT_SPI	TBT_SPI_CS_L 34

\*: Only used on hosts supporting T29 video-in

# DisplayPort

Electrical Constraint Set	Physical	Spacing	
DE_INTENL_EG_ML_MIX	DP_85D	DISP_LAYPORT	DP_INT_EG_ML_P<1..0> 77 82
DE_INTENL_EG_ML_MIX	DP_85D	DISP_LAYPORT	DP_INT_EG_ML_N<1..0> 77 82
DE_INTENL_EG_AUX_MIX	DP_85D	DISP_LAYPORT	DP_INT_EG_AUX_P 77 82
DE_INTENL_EG_AUX_MIX	DP_85D	DISP_LAYPORT	DP_INT_EG_AUX_N 77 82
DE_85D	DP_85D	DISP_LAYPORT	DP_INT_EG_AUX_C_P 82
DE_85D	DP_85D	DISP_LAYPORT	DP_INT_EG_AUX_C_N 82
DE_85D	DP_85D	DISP_LAYPORT	DP_INTENL_ML_C_P<3..0> 82
DE_85D	DP_85D	DISP_LAYPORT	DP_INTENL_ML_C_N<3..0> 82
DE_INTENL_ML_CONN	DP_85D	DISP_LAYPORT	DP_INTENL_ML_P<3..0> 81 82
DE_INTENL_ML_CONN	DP_85D	DISP_LAYPORT	DP_INTENL_ML_N<3..0> 81 82
DE_INTENL_AUX_CONN	DP_85D	DISP_LAYPORT	DP_INTENL_AUX_P 81 82
DE_INTENL_AUX_CONN	DP_85D	DISP_LAYPORT	DP_INTENL_AUX_N 81 82
HDA	HDA	DP_INT_SPDIF_AUDIO	52 81

# TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing	
TBT_A_R2D	TBTDP_90D	TBTDP	TBT_A_R2D_C_P<1..0> 34 84
TBT_A_R2D	TBTDP_90D	TBTDP	TBT_A_R2D_C_N<1..0> 34 84
TBT_A_R2D	TBTDP_90D	TBTDP	TBT_A_R2D_P<1..0> 84
TBT_A_R2D	TBTDP_90D	TBTDP	TBT_A_R2D_N<1..0> 84
DP_TBTDP_ML_1	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_C_P<1> 34 84
DP_TBTDP_ML_1	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_C_N<1> 34 84
DP_TBTDP_ML_3	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_C_P<3> 34 84
DP_TBTDP_ML_3	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_C_N<3> 34 84
DP_TBTDP_ML_3	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_P<1> 84
DP_TBTDP_ML_3	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_N<1> 84
DP_TBTDP_ML_3	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_P<3> 84
DP_TBTDP_ML_3	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_N<3> 84
DP_A_LSX	DP_85D	DISP_LAYPORT	DP_A_LSX_ML_P<1> 84
DP_A_LSX	DP_85D	DISP_LAYPORT	DP_A_LSX_ML_N<1> 84
TBT_A_D2R1	TBTDP_90D	TBTDP	TBT_A_D2R_C_P<1..0> 84
TBT_A_D2R1	TBTDP_90D	TBTDP	TBT_A_D2R_C_N<1..0> 84
TBT_A_D2R1	TBTDP_90D	TBTDP	TBT_A_D2R_P<1> 34 84
TBT_A_D2R1	TBTDP_90D	TBTDP	TBT_A_D2R_N<1> 34 84
TBT_A_D2R0	TBTDP_90D	TBTDP	TBT_A_D2R_P<0> 34 84
TBT_A_D2R0	TBTDP_90D	TBTDP	TBT_A_D2R_N<0> 34 84
TBT_A_AUXCH	DP_85D	DISP_LAYPORT	DP_TBTDP_AUXCH_C_P 34 84
TBT_A_AUXCH	DP_85D	DISP_LAYPORT	DP_TBTDP_AUXCH_C_N 34 84
DP_85D	DP_85D	DISP_LAYPORT	DP_TBTDP_AUXCH_P 84
DP_85D	DP_85D	DISP_LAYPORT	DP_TBTDP_AUXCH_N 84
DP_A_AUXCH_DDC	DP_85D	DISP_LAYPORT	DP_A_AUXCH_DDC_P 84
DP_A_AUXCH_DDC	DP_85D	DISP_LAYPORT	DP_A_AUXCH_DDC_N 84
TBTDP_90D	TBTDP	TBTDP	TBT_A_D2R1_AUXDDC_P 84
TBTDP_90D	TBTDP	TBTDP	TBT_A_D2R1_AUXDDC_N 84
TBT_B_R2D	TBTDP_90D	TBTDP	TBT_B_R2D_C_P<1..0> 34 85
TBT_B_R2D	TBTDP_90D	TBTDP	TBT_B_R2D_C_N<1..0> 34 85
TBT_B_R2D	TBTDP_90D	TBTDP	TBT_B_R2D_P<1..0> 85
TBT_B_R2D	TBTDP_90D	TBTDP	TBT_B_R2D_N<1..0> 85
DP_TBTDP_ML_1	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_C_P<1> 34 85
DP_TBTDP_ML_1	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_C_N<1> 34 85
DP_TBTDP_ML_3	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_C_P<3> 34 85
DP_TBTDP_ML_3	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_C_N<3> 34 85
DP_TBTDP_ML_3	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_P<1> 85
DP_TBTDP_ML_3	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_N<1> 85
DP_TBTDP_ML_3	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_P<3> 85
DP_TBTDP_ML_3	DP_85D	DISP_LAYPORT	DP_TBTDP_ML_N<3> 85
DP_B_LSX	DP_85D	DISP_LAYPORT	DP_B_LSX_ML_P<1> 85
DP_B_LSX	DP_85D	DISP_LAYPORT	DP_B_LSX_ML_N<1> 85
TBT_B_D2R1	TBTDP_90D	TBTDP	TBT_B_D2R_C_P<1..0> 85
TBT_B_D2R1	TBTDP_90D	TBTDP	TBT_B_D2R_C_N<1..0> 85
TBT_B_D2R1	TBTDP_90D	TBTDP	TBT_B_D2R_P<1> 34 85
TBT_B_D2R1	TBTDP_90D	TBTDP	TBT_B_D2R_N<1> 34 85
TBT_B_D2R0	TBTDP_90D	TBTDP	TBT_B_D2R_P<0> 34 85
TBT_B_D2R0	TBTDP_90D	TBTDP	TBT_B_D2R_N<0> 34 85
TBT_B_AUXCH	DP_85D	DISP_LAYPORT	DP_TBTDP_AUXCH_C_P 34 85
TBT_B_AUXCH	DP_85D	DISP_LAYPORT	DP_TBTDP_AUXCH_C_N 34 85
DP_85D	DP_85D	DISP_LAYPORT	DP_TBTDP_AUXCH_P 85
DP_85D	DP_85D	DISP_LAYPORT	DP_TBTDP_AUXCH_N 85
DP_B_AUXCH_DDC	DP_85D	DISP_LAYPORT	DP_B_AUXCH_DDC_P 85
DP_B_AUXCH_DDC	DP_85D	DISP_LAYPORT	DP_B_AUXCH_DDC_N 85
TBTDP_90D	TBTDP	TBTDP	TBT_B_D2R1_AUXDDC_P 85
TBTDP_90D	TBTDP	TBTDP	TBT_B_D2R1_AUXDDC_N 85

SYNC MASTER=D7 NICK		SYNC DATE=12/13/2011	
<b>TBT/DP Constraints</b>			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	111 OF 113
		SHEET	98 OF 100

GDDR5

GDDR5-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR\_45S, GDDR\_50S, GDDR\_80D.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Rows include GDDR\_MA\_PHY, GDDR\_ADBI\_PHY, GDDR\_CTRL\_PHY, GDDR\_CLK\_PHY, GDDR\_DQ\_PHY, GDDR\_EDC\_PHY, GDDR\_DBI\_PHY, GDDR\_WCK\_PHY.

Main Segment Min Spacing Rules for 4.5 Gbps or Less (AMD Doc# 49919)

Table with 5 columns: Trace-to-Trace, Micro Design, Strip Design, Isolation, Strip Design, Comments. Rows include Memory address (MA), Address dynamic bus inversion (ADBI), Control (CTRL), Data (DQ), Error detection pins (EDC), Data dynamic bus inversion (DBI), Forwarded clock (WCK).

GDDR5-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR\_ISO, GDDR\_MA2MA, GDDR\_ADBI2ADBI, GDDR\_CTRL2CTRL, GDDR\_CLK2CLK, GDDR\_WCK2WCK.

Constraints (x in {A, B}, y in {0, 1})

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_\*\_MA, GDDR\_\*\_MA2MA.

Address Dynamic Bus Inversion: ADBIxy

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_\*\_ADBI, GDDR\_\*\_ADBI2ADBI.

Control: Reset, CKExy, CSxy, WExy, RASxy, CASxy

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_CTRL, GDDR\_\*\_CTRL, GDDR\_\*\_CTRL2CTRL.

Clock: CKxy

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_\*\_CLK, GDDR\_\*\_CLK2CLK.

GDDR5 Frame Buffer A

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include Memory Address, Address Dynamic Bus Inv, Control, Clock, Data, Error Detection, Data Dynamic Bus Inv, Forwarded Clock.

GPU Misc.

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include SMB, GPU SMB CLK, GPU SMB DAT, GPU SMB CLK R, GPU SMB DAT R.

GDDR5 Frame Buffer B

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include Memory Address, Address Dynamic Bus Inv, Control, Clock, Data, Error Detection, Data Dynamic Bus Inv, Forwarded Clock.

Frame Buffer Reset

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include Reset, FB A0 RESET L, FB A1 RESET L, FB B0 RESET L, FB B1 RESET L.

Metadata box containing SYNC MASTER=D7 DAVE, SYNC DATE=12/12/2011, GDDR5/GPU Constraints, Apple Inc. logo, drawing number 051-9509, revision 4.2.0, and a notice of proprietary property.

# Backlight Controller

## BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

## Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

## BLC-specific Spacing Definitions

### BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	0.45mm	1000

## Constraints

### BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_CTL	*	BLC_CTL_ISO
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

## BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

## BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

## BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

## BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

## Is it chel'oh or sel'oh?

Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Input Bus</b>				
POWER_BLC	POWER	1.2V		PP12V_S0_BKLT_FUSED
POWER_BLC	POWER	1.2V		PP12V_S0_BKLT_FILT
POWER_BLC	POWER	1.2V		PP12V_S0_BKLT_PWR
POWER_BLC	POWER	1.2V		PP12V_S0_BKLT_PWR_E
POWER_BLC	POWER	5V		PP5V_S0_BKLT_R
POWER_BLC	POWER	3.3V		PP3V3_S0_BKLT_VDDIO_R
<b>Local Ground</b>				
BLC_CTL_PHY	BLC_PHASE	0V		PGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		DGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		LGND_BKLT
<b>Backlight</b>				
POWER_BLC	BLC_PHASE	80V	TRUE	BKLT_PHASE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE_R
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_SNUBBER
BLC_CTL_PHY	BLC_PHASE	1.2V	TRUE	BKLT_SW_R
BLC_CTL_PHY	BLC_CTL			BKLT_ISET
BLC_CTL_PHY	BLC_CTL			BKLT_FLT
BLC_CTL_PHY	BLC_CTL			BKLT_FLT_RC
SNS_DIFP_PHY	SENSE			BKLT_SW_P
SNS_DIFP_PHY	SENSE			BKLT_SW_N
SENSE				BKLT_FB
BLC_HV	BLC_HV	6.7V		BKLT_FB_XW
BLC_HV	BLC_HV	6.7V		BKLT_FB_R
POWER_BLC_RET	BLC_CTL			BKLT_ISEN1
POWER_BLC_RET	BLC_CTL			BKLT_ISEN2
POWER_BLC_RET	BLC_CTL			BKLT_ISEN3
POWER_BLC_RET	BLC_CTL			BKLT_ISEN4
POWER_BLC_RET	BLC_CTL			BKLT_ISEN5
POWER_BLC_RET	BLC_CTL			BKLT_ISEN6
POWER_BLC_RET	BLC_HV			BKLT_ISEN1_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN2_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN3_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN4_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN5_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN6_R
POWER_BLC_RET	BLC_HV			LED_RETURN_1
POWER_BLC_RET	BLC_HV			LED_RETURN_2
POWER_BLC_RET	BLC_HV			LED_RETURN_3
POWER_BLC_RET	BLC_HV			LED_RETURN_4
POWER_BLC_RET	BLC_HV			LED_RETURN_5
POWER_BLC_RET	BLC_HV			LED_RETURN_6
<b>Output Bus</b>				
POWER_BLC	BLC_HV	6.7V		BKLT_BOOST
POWER_BLC	BLC_HV	6.7V		BKLT_BOOST_1
POWER_BLC	BLC_HV	6.7V		BKLT_BOOST_2

## Cello Miscellaneous

Electrical Constraint Set	Physical	Spacing	
SPI			BKLT_SCL
SMB_PHY	SMB_PHY	SMB	BKLT_SDA

SYNC\_MASTER=D7\_DAVE SYNC\_DATE=12/12/2011

**BLC Constraints**

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 113 OF 113

SHEET: 100 OF 100