

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# D8 MLB ULTIMATE

LAST\_MODIFIED=Mon Aug 27 13:33:38 2012

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
8	0001607319	ENGINEERING RELEASED		2012-08-28

Page	Contents	Sync	Page	Contents	Sync
1	Table of Contents	MAFTER	63	AUDIO: Speaker ID	D8_MLB
2	System Block Diagram	K70_MLB	64	PM Regulator Enables	D8_MLB
3	Power Block Diagram	D8_MLB	65	PM Power Good	D8_MLB
4	BOM Configuration	D8_MLB_ULTIMATE	66	VReg CPU Core/AXG Cntl	D8_MLB
5	DEBUG LEDES	D8_MLB	67	VReg CPU Core Phases	D8_MLB
6	Power Connectors/Aliases	D8_MLB	68	VReg CPU AXG Phases	D8_MLB
7	Holes/PD parts	D8_MLB	69	VReg CPU 1.05V S0	D8_MLB
8	Unused Signal Aliases	D8_MLB	70	VReg CPU VccSA S0	D8_MLB
9	Signal Aliases	D8_MLB	71	VReg 3.3V S5/SV S4	D8_MLB
10	CPU DMI/PEG/FDI/RSVD	D8_MLB	72	VReg VDDQ and 1.8V S0	D8_MLB
11	CPU CLOCK/MISC/JTAG	D8_MLB	73	VREG 3.42V G3HOT	D8_MLB
12	CPU DDR3 INTERFACES	D8_MLB	74	FET-Controlled S0 and S4	D8_MLB
13	CPU POWER	D8_MLB	75	Internal DP MUXing	D8_MLB
14	CPU GROUNDS	D8_MLB	76	TBT DDC Crossbar	D8_MLB
15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	D8_MLB	77	Thunderbolt Connector A	D8_MLB
16	CPU NON-GFX DECOUPLING	D8_MLB	78	Internal DP Support	D8_MLB
17	GFX DECOUPLING & PCH PWR ALIAS	D8_MLB	79	Thunderbolt Connector B	D8_MLB
18	PCH SATA/PCIE/CLK/LPC/SPI	D8_MLB	80	Backlight Controller MCU	D8_MLB
19	PCH DMI/FDI/GRAPHICS	D8_MLB	81	Backlight LED Driver	D8_MLB
20	PCH PCI/USB	D8_MLB	82	Backlight Controller	D8_MLB
21	PCH MISC	D8_MLB	83	KEPLER PCI-E	D8_YAN
22	PCH POWER	D8_MLB	84	KEPLER FRAME BUFFER A/B	D8_YAN
23	PCH GROUNDS	D8_MLB	85	KEPLER FRAME BUFFER C/D	D8_YAN
24	PCH DECOUPLING	D8_MLB	86	GDDR5 Frame Buffer A	D8_YAN
25	CPU and PCH XDP	D8_MLB	87	GDDR5 Frame Buffer B	D8_YAN
26	CHIPSET SUPPORT	D8_MLB	88	GDDR5 FRAME BUFFER C	D8_YAN
27	USB 2.0 HUB (BT/SMC)	D8_MLB	89	GDDR5 FRAME BUFFER D	D8_YAN
28	CPU Memory S3 Support	D8_MLB	90	KEPLER EDP/DP/GPIO	D8_YAN
29	DDR3 SO-DIMM Connector A Slot0	D8_MLB	91	KEPLER GPIO/STRAPPING	D8_YAN
30	DDR3 SO-DIMM Connector A Slot1	D8_MLB	92	KEPLER MISC	D8_YAN
31	DDR3 SO-DIMM CONNECTOR B SLOT0	D8_MLB	93	KEPLER CORE POWER	D8_YAN
32	DDR3 SO-DIMM CONNECTOR B SLOT1	D8_MLB	94	KEPLER FBVDD/Q POWER	D8_YAN
33	DDR3 ALIASES AND BITSWAPS	D8_MLB	95	KEPLER PEX PWR/GNDS	D8_YAN
34	DDR3/FRAMEBUF VREF MARGINING	D8_MLB	96	VReg GPU Core Phases	D8_MLB
35	AIRPORT/BT	D8_MLB	97	VReg GPU Core Phases	D8_MLB
36	Thunderbolt Host (1 of 2)	D8_MLB	98	VREG GPU CORE PHASE 4	D8_MLB
37	Thunderbolt Host (2 of 2)	D8_MLB	99	GPU VDDQ AND 1V05 GPU/PCH/TBT VREGS	D8_MLB
38	Thunderbolt Power Support	D8_MLB	100	D8 RULE DEFINITIONS	D8_MLB
39	ETHERNET PHY (CAESAR IV+)	D8_MLB	101	DDR3 Constraints	D8_MLB
40	Ethernet Support & Connector	D8_MLB	102	CPU PCIe Constraints	D8_MLB
41	SD READER CONNECTOR	D8_MLB	103	CPU MISC/DMI/FDI/XDP Constraints	D8_MLB
42	Camera Controller	D8_MLB	104	SATA/FDI/XDP Constraints	D8_MLB
43	Camera Controller Support	D8_MLB	105	PCH and BR Constraints	D8_MLB
44	SATA Connectors	D8_MLB	106	USB/Camera Constraints	D8_MLB
45	EXTERNAL USB PORTS A & B	D8_MLB	107	SMBus/Sensor Constraints	D8_MLB
46	EXTERNAL USB PORTS C & D	D8_MLB	108	VReg Constraints	D8_MLB
47	SMC	D8_MLB	109	CPU VReg Constraints	D8_MLB
48	SMC Support	D8_MLB	110	Platform VReg Constraints	D8_MLB
49	SPI and Debug Connector	D8_MLB	111	TBT/DP Constraints	D8_MLB
50	SMBus Connections	D8_MLB	112	GDDR5/GPU Constraints	D8_MLB
51	I and V Sense 1	D8_MLB	113	GDDR5 FB C/D CONSTRAINTS	D8_MLB
52	HDD/SSD Temp Sense	D8_MLB	114	BLC Constraints	D8_MLB
53	Temperature Sensors	D8_MLB	115	GPU VREG CONSTRAINTS	D8_MLB
54	System Fan	D8_MLB	116	ETHERNET/SD CONSTRAINTS	D8_MLB
55	I and V Sense 2	D8_MLB	117	AUTO-CONSTRAINTS 1	D8_MARK
56	AUDIO: CODEC/REGULATORS	D8_MLB	118	AUTO-CONSTRAINTS 2	D8_MARK
57	AUDIO: HEADPHONE AMP	D8_MLB	119	AUTO-CONSTRAINTS 3	D8_MARK
58	AUDIO: LEFT SPKR AMP	D8_MLB	120	AUTO-CONSTRAINTS 4	D8_MARK
59	AUDIO: RIGHT SPKR AMP	D8_MLB	121	AUTO-CONSTRAINTS 5	D8_MARK
60	AUDIO: Jack, Mikey, CHS Switch	D8_MLB	122	AUTO-CONSTRAINTS 6	D8_MARK
61	Audio: Spkr/Mic Conn.	D8_MLB	123	AUTO-CONSTRAINTS 7	D8_MARK
62	AUDIO: Detects/Grounding	D8_MLB			

TITLE=K72  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Aug 27 13:33:38 2012

DRAWING TITLE		DRAWING NUMBER	SIZE
SCH, D8, MLB ULTIMATE		051-9505	D
Apple Inc.		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefs b	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		1 OF 144	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED.		1 OF 123	

8

7

6

5

4

3

2

1

D

D

System Block diagram can be found on Kismet

PATH: KISMET > K70/72 > BLOCK DIAGRAMS > K72 BLOCK DIAGRAM

C

C

B

B

A

A

8

7

6

5


4

3

2

1

PAGE TITLE System Block Diagram		DRAWING NUMBER 051-9505	SIZE D
Apple Inc.		REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH prefsb	PAGE 2 OF 144
		SHEET 2 OF 123	



High-side Component Total Power Keys

$$\begin{aligned}
 \text{PCTR} &= 1.176 * (\text{PC0C} + \text{PC0G} + \text{PC0M}) + (\text{PC0S} + \text{PC0I}) \\
 \text{PGTR} &= 1.176 * (\text{PG0C} + \text{PG0F}) + 5.7 \text{ (GK104/GK107_BLENDED_CONSTANT)} \\
 \text{PH0R} &= \text{PH02} + \text{PH05}
 \end{aligned}$$

SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>Power Block Diagram</b>			
Apple Inc.		DRAWING NUMBER 051-9505	SIZE D
		REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH prefsb	
		PAGE 3 OF 144	
		SHEET 3 OF 123	

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3662	PCBA,MLB,ULTIMATE,3.4G,GT,SAM,2GB,D8	D8_COMMON,D8,CPU:4C_3P4GHZ,GPU:104GTX,FB:2G_SAMSUNG,EEEE:F0V5
639-3950	PCBA,MLB,ULTIMATE,3.2G,GT,SAM,2GB,D8	D8_COMMON,D8,CPU:4C_3P2GHZ,GPU:104GTX,FB:2G_SAMSUNG,EEEE:F49R
639-3560	PCBA,MLB,ULTIMATE,3.4G,GT,SAM,1GB,D8	D8_COMMON,D8,CPU:4C_3P4GHZ,GPU:104GT,FB:1G_SAMSUNG,EEEE:DYW3
639-3949	PCBA,MLB,ULTIMATE,3.2G,GT,SAM,1GB,D8	D8_COMMON,D8,CPU:4C_3P2GHZ,GPU:104GT,FB:1G_SAMSUNG,EEEE:F49P
639-4087	PCBA,MLB,ULTIMATE,3.4G,GT,HYN,2GB,D8	D8_COMMON,D8,CPU:4C_3P4GHZ,GPU:104GTX,FB:2G_HYNIX,EEEE:F64W
639-4091	PCBA,MLB,ULTIMATE,3.2G,GT,HYN,2GB,D8	D8_COMMON,D8,CPU:4C_3P2GHZ,GPU:104GTX,FB:2G_HYNIX,EEEE:F652
639-4086	PCBA,MLB,ULTIMATE,3.4G,GT,HYN,1GB,D8	D8_COMMON,D8,CPU:4C_3P4GHZ,GPU:104GT,FB:1G_HYNIX,EEEE:F64V
639-4090	PCBA,MLB,ULTIMATE,3.2G,GT,HYN,1GB,D8	D8_COMMON,D8,CPU:4C_3P2GHZ,GPU:104GT,FB:1G_HYNIX,EEEE:F651
085-4435	PCBA,MLB,DEV,D8,ULTIMATE	DEVELOPMENT,D8_DEVEL

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7896	1	LABEL,MLB,2D	EEEE_DYW3	CRITICAL	EEEE:DYW3
825-7896	1	LABEL,MLB,2D	EEEE_F0V5	CRITICAL	EEEE:F0V5
825-7896	1	LABEL,MLB,2D	EEEE_F49P	CRITICAL	EEEE:F49P
825-7896	1	LABEL,MLB,2D	EEEE_F49R	CRITICAL	EEEE:F49R
825-7896	1	LABEL,MLB,2D	EEEE_F4MW	CRITICAL	EEEE:F4MW
825-7896	1	LABEL,MLB,2D	EEEE_F4TY	CRITICAL	EEEE:F4TY
825-7896	1	LABEL,MLB,2D	EEEE_F64W	CRITICAL	EEEE:F64W
825-7896	1	LABEL,MLB,2D	EEEE_F652	CRITICAL	EEEE:F652
825-7896	1	LABEL,MLB,2D	EEEE_F64V	CRITICAL	EEEE:F64V
825-7896	1	LABEL,MLB,2D	EEEE_F651	CRITICAL	EEEE:F651

BOM Groups

BOM GROUP	BOM OPTIONS
D8_COMMON	COMMON,ALTERNATE,D8_COMMON1,D8_PROGPARTS,D8_PRODUCTION
D8_COMMON1	XDP,RSMRST:GATE,SPEAKERID,VREF:CPU,TBTHV:P12V
D8_PROGPARTS	SMC:PROG,BOOTROM:PROG,TBTROM:PROG,CIVROM:PROG,CAMROM:PROG,BLCMCU:PROG
D8_DEVEL	XDP_CONN,LPCPLUS,VREFMRGN:EXT,DEVEL_AUDIO,TEMPSNSDEV
D8_PRODUCTION	VREFMRGN:N,PRODUCTION

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4356	1	IVB,BROTS,PRO,N1,3.2,77W,4+1,1.1,6M,1G	CPU	CRITICAL	CPU:4C_3P2GHZ
337S4247	1	IVB,BROFX,PRO,E1,3.4,77W,4+2,1.15,8M,1G	CPU	CRITICAL	CPU:4C_3P4GHZ

ASICs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4277	1	IC,PANTHER POINT,C1,SLIC7,PRO,B0R2E77	U1800	CRITICAL	
338S1113	1	IC,TFT,CR-4C,B1,PRO,288 PCBGA,12X1288	U3600	CRITICAL	
343S0616	1	IC,BCM57766A1,ENETS&SD,8X8	U3900	CRITICAL	
337S4333	1	IC,GPU,NV GK104 7-4-PS-A2	UA000	CRITICAL	GPU:104GT
337S4333	1	IC,GPU,NV GK104 7-4-PS-A2	UA000	CRITICAL	GPU:104GT2
337S4332	1	IC,GPU,NV GK104 8-4-PS-A2	UA000	CRITICAL	GPU:104GTX

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S3672	1	IC,EEPROM,CR,V14.1 (B1),D8	U3690	CRITICAL	TBTROM:PROG
335S0865	1	IC,EEPROM,SERIAL,8KB,MLP8	U3690	CRITICAL	TBTROM:BLANK
341S3673	1	IC,PROGRMD,EFI ROM,V00FC,D7/D8	U5110	CRITICAL	BOOTROM:PROG
335S0807	1	IC,64 MBIT SPI SERIAL FLASH	U5110	CRITICAL	BOOTROM:BLANK
341S3394	1	IC,PROGRMD,SMC,A3,V2.2A32,D8	U4900	CRITICAL	SMC:PROG
338S1098	1	IC,SMC,LX4FS1AH5BICGA3	U4900	CRITICAL	SMC:BLANK
341S3675	1	IC,CAMERA FLASH,V7228,D7/D8	U4202	CRITICAL	CAMROM:PROG
335S0852	1	IC,FLASH,SPI,1MBIT,3V3	U4202	CRITICAL	CAMROM:BLANK
341S3645	1	IC,ENET 1MBIT, SPI,ROM, V1.13 D8	U3990	CRITICAL	CIVROM:PROG
335S0862	1	IC,SERIAL FLASH,2MBIT, 2.7V, REF F	U3990	CRITICAL	CIVROM:BLANK
341S3674	1	IC,BLC,MCU,PREPROGRAMMED, V0204, D8	U9700	CRITICAL	BLCMCU:PROG
337S3978	1	IC,BLC,MCU LPC2132FD64/01, LQFP64	U9700	CRITICAL	BLCMCU:BLANK

ALTERNATE: 335S0812

ALTERNATE: 335S0854

CPU SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0073	1	SOCKET,MOLEX,LGA1155,CPU-LF	U1000	CRITICAL	

CPU SOCKET ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
511S0071	511S0073		ALL	TYCO SOCKET
511S0072	511S0073		ALL	FOXCONN SOCKET

D8 SCHEMATIC / PCB #'S


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9505	1	SCH,MLB,D8,ULTIMATE	SCH1	CRITICAL	D8
820-3299	1	PCBF,MLB,D8,ULTIMATE	PCB1	CRITICAL	D8

D8 ALTERNATES


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0147	377S0126		ALL	USB diodes
157S0084	157S0058		ALL	Enet Magnetics
341S3644	341S3645		U3990	CIVROM
376S0975	376S1081		ALL	P/NCH DUAL FET
128S0365	128S0368		ALL	150UF CAPS BLK
138S0803	138S0804		ALL	2.2UF CAPS SOFT
102S0880	102S0879		ALL	0.010 OHM,1%,1206

VRAM Module Parts


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333S0619	4	IC,SGRAM,GDDR5,32MX32,1.5GHZ,G-DIE,HP	UA300,UA350,UA400,UA450	CRITICAL	FB:1G_SAMSUNG
333S0619	4	IC,SGRAM,GDDR5,32MX32,1.5GHZ,G-DIE,HP	UA500,UA550,UA600,UA650	CRITICAL	FB:1G_SAMSUNG
333S0620	4	IC,GDDR5,32MX32,1.5GHZ,VEGA 4400,8-03E	UA300,UA350,UA400,UA450	CRITICAL	FB:1G_HYNIX
333S0620	4	IC,GDDR5,32MX32,1.5GHZ,VEGA 4400,8-03E	UA500,UA550,UA600,UA650	CRITICAL	FB:1G_HYNIX
333S0631	4	IC,SGRAM,GDDR5,64MX32,D-DIE	UA300,UA350,UA400,UA450	CRITICAL	FB:2G_SAMSUNG
333S0631	4	IC,SGRAM,GDDR5,64MX32,D-DIE	UA500,UA550,UA600,UA650	CRITICAL	FB:2G_SAMSUNG
333S0630	4	IC,GDDR5,64MX32,A-DIE	UA300,UA350,UA400,UA450	CRITICAL	FB:2G_HYNIX
333S0630	4	IC,GDDR5,64MX32,A-DIE	UA500,UA550,UA600,UA650	CRITICAL	FB:2G_HYNIX

SYNC MASTER=D8_MLB_ULTIMATE		SYNC DATE=06/15/2012	
<b>BOM Configuration</b>			
 Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	4 OF 144
		SHEET	4 OF 123


LED GND ISOLATION SWITCH




S5 LED




S4 (SLEEP) LED




MEM 1V5\_S3 LED




SLP\_S3 LED




GPU VCORE LED




GPU FBVDD LED




PCH/GPU 1V05 LED




CPU 1V05\_S0 LED




CPU AXG LED




CPU VCORE LED




ALL\_SYS\_PWRGD LED




GPU\_GOOD LED




VIDEO\_ON LED



BLC\_EN LED



PAGE TITLE		SYNC DATE=08/27/2012	
<b>DEBUG LEDS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9505	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		prefsb	
		PAGE	5 OF 144
		SHEET	5 OF 123



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
Power Connectors/Aliases			
DRAWING NUMBER		051-9505	
REVISION		8.0.0	
BRANCH		prefsb	
PAGE		6 OF 144	
SHEET		6 OF 123	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




Apple Inc.

8 7 6 5 4 3 2 1


CPU Heatsink

4MM PLATED HOLES (998-4158)




WIRELESS CARD MTG HOLES

998-4938 (PLATED HOLES, 1.9MM INNER DIAMETER, 4.3MM PAD)




GPU HEATSINK MOUNTING FEATURES

(998-5013. PLATED HOLE, 3.2MM DIA, 6MM PAD TOP/BOT)




HEATPIPE MTG HOLES

998-4640 (PLATED HOLES, 10MM DIA, 12MM PAD)




Rear Cover

998-5014 (PLATED HOLES, 4MM DRILL, 8.5MM TOP, 8MM BOT)




Rear Cover

860-1487 (PCB STANDOFF)



SSD STANDOFF

APN: 860-1461



D

D

C

C

B

B

A

A

8 7 6 5 4 3 2 1

SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
Holes/PD parts			
Apple Inc.	DRAWING NUMBER	051-9505	SIZE
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	prefsb	
	PAGE	7 OF 144	
	SHEET	7 OF 123	

8	7	6	5	4	3	2	1
<p>CPU Reserved</p> <p>TP CPU RSVD&lt;16..1&gt; == NC CPU RSVD&lt;16..1&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CPU RSVD&lt;46..19&gt; == NC CPU RSVD&lt;46..19&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>CPU CFG&lt;15..12&gt; == TP CPU CFG&lt;15..12&gt; MAKE_BASE=TRUE</p> <p>CPU Memory</p> <p>TP MEM A DO CB&lt;7..0&gt; == NC MEM A DO CB&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP MEM A DOS N&lt;8&gt; == NC MEM A DOSN&lt;8&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP MEM A DOS P&lt;8&gt; == NC MEM A DOSPX&lt;8&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP MEM B DO CB&lt;7..0&gt; == NC MEM B DO CB&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP MEM B DOS N&lt;8&gt; == NC MEM B DOSN&lt;8&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP MEM B DOS P&lt;8&gt; == NC MEM B DOSPX&lt;8&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>PCH PCIe</p> <p>TP PCIE1 D2RN == NC PCIE1 D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE1 D2RP == NC PCIE1 D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE1 R2D CN == NC PCIE1 R2D CNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE1 R2D CP == NC PCIE1 R2D CPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE2 D2RN == NC PCIE2 D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE2 D2RP == NC PCIE2 D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE2 R2D CN == NC PCIE2 R2D CNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE2 R2D CP == NC PCIE2 R2D CPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DMI MIDBUS CLK100M N == NC DMI MIDBUS CLK100M MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DMI MIDBUS CLK100M P == NC DMI MIDBUS CLK100M MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE0N == NC PCIE CLK100M PE0N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE0P == NC PCIE CLK100M PE0P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE4N == NC PCIE CLK100M PE4N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE4P == NC PCIE CLK100M PE4P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE5N == NC PCIE CLK100M PE5N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE5P == NC PCIE CLK100M PE5P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE6N == NC PCIE CLK100M PE6N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE6P == NC PCIE CLK100M PE6P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE7N == NC PCIE CLK100M PE7N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCIE CLK100M PE7P == NC PCIE CLK100M PE7P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PE TX N&lt;3..0&gt; == NC PE TNX&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PE TX P&lt;3..0&gt; == NC PE TPX&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PE RX N&lt;3..0&gt; == NC PE RNX&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PE RX P&lt;3..0&gt; == NC PE RPX&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH USB</p> <p>USB PCH 4 N == NC USB PCH 4NX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 4 P == NC USB PCH 4PX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 5 N == NC USB PCH 5NX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 5 P == NC USB PCH 5PX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 6 N == NC USB PCH 6NX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 6 P == NC USB PCH 6PX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 11 N == NC USB PCH 11NX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 11 P == NC USB PCH 11PX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 12 N == NC USB PCH 12NX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 12 P == NC USB PCH 12PX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 13 N == NC USB PCH 13NX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB PCH 13 P == NC USB PCH 13PX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH Clocks</p> <p>TP PCH CLKOUT DPN == NC PCH CLKOUT DPNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH CLKOUT DPP == NC PCH CLKOUT DPPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH CLK25M XTALOUT == NC PCH CLK25M XTALOUT MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH GPIO64 CLKOUTFLEX0 == NC PCH GPIO64 CLKOUTFLEX0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH GPIO65 CLKOUTFLEX1 == NC PCH GPIO65 CLKOUTFLEX1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH GPIO66 CLKOUTFLEX2 == NC PCH GPIO66 CLKOUTFLEX2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH GPIO67 CLKOUTFLEX3 == NC PCH GPIO67 CLKOUTFLEX3 MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>PCH Unused Display</p> <p>TP CRT IG RED == NC CRT IG RED MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CRT IG GREEN == NC CRT IG GREEN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CRT IG BLUE == NC CRT IG BLUE MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CRT IG HSYNC == NC CRT IG HSYNC MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CRT IG VSYNC == NC CRT IG VSYNC MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CRT IG DDC CLK == NC CRT IG DDC CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CRT IG DDC DATA == NC CRT IG DDC DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B MLN&lt;3..0&gt; == NC DP IG B MLNX&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B MLP&lt;3..0&gt; == NC DP IG B MLPX&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B AUX N == NC DP IG B AUXNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B AUX P == NC DP IG B AUXPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B HPD == NC DP IG B HPDX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B DDC CLK == NC DP IG B DDC CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG B DDC DATA == NC DP IG B DDC DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C MLN&lt;3..0&gt; == NC DP IG C MLNX&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C MLP&lt;3..0&gt; == NC DP IG C MLPX&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C AUX N == NC DP IG C AUXNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C AUX P == NC DP IG C AUXPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C HPD == NC DP IG C HPDX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C CTRL CLK == NC DP IG C CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG C CTRL DATA == NC DP IG C CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D MLN&lt;3..0&gt; == NC DP IG D MLNX&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D MLP&lt;3..0&gt; == NC DP IG D MLPX&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D AUXN == NC DP IG D AUXNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D AUXP == NC DP IG D AUXPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D HPD == NC DP IG D HPDX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D CTRL CLK == NC DP IG D CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP IG D CTRL DATA == NC DP IG D CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SDVO TVCLKINN == NC SDVO TVCLKINNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SDVO TVCLKINP == NC SDVO TVCLKINPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SDVO STALLN == NC SDVO STALLNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SDVO STALLP == NC SDVO STALLPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SDVO INTN == NC SDVO INTNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SDVO INTP == NC SDVO INTPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH L BKLTCTL == NC PCH L BKLTCTL MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH L BKLTEN == NC PCH L BKLTEN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH L VDD EN == NC PCH L VDD EN MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>PCH SATA</p> <p>TP SATA C R2D CN == NC SATA C R2D CNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA C R2D CP == NC SATA C R2D CPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA C D2RN == NC SATA C D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA C D2RP == NC SATA C D2RPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA D R2D CN == NC SATA D R2D CNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA D R2D CP == NC SATA D R2D CPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA D D2RN == NC SATA D D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA D D2RP == NC SATA D D2RPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA E R2D CN == NC SATA E R2D CNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA E R2D CP == NC SATA E R2D CPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA E D2RN == NC SATA E D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA E D2RP == NC SATA E D2RPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA F R2D CN == NC SATA F R2D CNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA F R2D CP == NC SATA F R2D CPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA F D2RN == NC SATA F D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP SATA F D2RP == NC SATA F D2RPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH Reserved</p> <p>TP PCH RESERVE 0 == NC PCH RESERVE 0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 1 == NC PCH RESERVE 1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 2 == NC PCH RESERVE 2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 3 == NC PCH RESERVE 3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 4 == NC PCH RESERVE 4 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 5 == NC PCH RESERVE 5 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 6 == NC PCH RESERVE 6 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 7 == NC PCH RESERVE 7 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 8 == NC PCH RESERVE 8 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 9 == NC PCH RESERVE 9 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 10 == NC PCH RESERVE 10 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 11 == NC PCH RESERVE 11 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 12 == NC PCH RESERVE 12 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 13 == NC PCH RESERVE 13 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 14 == NC PCH RESERVE 14 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 15 == NC PCH RESERVE 15 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 16 == NC PCH RESERVE 16 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 17 == NC PCH RESERVE 17 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 18 == NC PCH RESERVE 18 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 19 == NC PCH RESERVE 19 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 20 == NC PCH RESERVE 20 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 21 == NC PCH RESERVE 21 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 22 == NC PCH RESERVE 22 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 23 == NC PCH RESERVE 23 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 24 == NC PCH RESERVE 24 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 25 == NC PCH RESERVE 25 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 26 == NC PCH RESERVE 26 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 27 == NC PCH RESERVE 27 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH RESERVE 28 == NC PCH RESERVE 28 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH and CPU FDI</p> <p>TP CPU FDI TX N&lt;7..0&gt; == NC CPU FDI TNX&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CPU FDI TX P&lt;7..0&gt; == NC CPU FDI TPX&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH FDI RX N&lt;7..0&gt; == NC PCH FDI RNX&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH FDI RX P&lt;7..0&gt; == NC PCH FDI RPX&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CPU FDI FSYNC&lt;1..0&gt; == NC CPU FDI FSYNC&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CPU FDI LSYNC&lt;1..0&gt; == NC CPU FDI LSYNC&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP CPU FDI INT == NC CPU FDI INT MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH FDI FSYNC&lt;1..0&gt; == NC PCH FDI FSYNC&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH FDI LSYNC&lt;1..0&gt; == NC PCH FDI LSYNC&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH FDI INT == NC PCH FDI INT MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>PCH Test Points</p> <p>TP PCH TP1 == NC PCH TP1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP2 == NC PCH TP2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP3 == NC PCH TP3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP4 == NC PCH TP4 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP5 == NC PCH TP5 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP6 == NC PCH TP6 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP7 == NC PCH TP7 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP8 == NC PCH TP8 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP9 == NC PCH TP9 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP10 == NC PCH TP10 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP11 == NC PCH TP11 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP12 == NC PCH TP12 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP13 == NC PCH TP13 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP14 == NC PCH TP14 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP15 == NC PCH TP15 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP16 == NC PCH TP16 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP17 == NC PCH TP17 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP18 == NC PCH TP18 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP19 == NC PCH TP19 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH TP20 == NC PCH TP20 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH PCI</p> <p>TP PCI AD&lt;31..0&gt; == NC PCI AD&lt;31..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCI C BE L&lt;3..0&gt; == NC PCI C BE L&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCI PAR == NC PCI PAR MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCI RESET L == NC PCI RESET L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH PCI GNT0 L == NC PCH PCI GNT0 L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH INIT3V3 L == NC PCH INIT3V3 L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP LPC DREQ0 L == NC LPC DREQ0 L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH Miscellaneous</p> <p>TP HDA SDIN1 == NC HDA SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP HDA SDIN2 == NC HDA SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP HDA SDIN3 == NC HDA SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH PWM0 == NC PCH PWM0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH PWM1 == NC PCH PWM1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH PWM2 == NC PCH PWM2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH PWM3 == NC PCH PWM3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH SST == NC PCH SST MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH CL CLK1 == NC PCH CL CLK1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH CL DATA1 == NC PCH CL DATA1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCH CL RST1 == NC PCH CL RST1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCI CLK33M OUT2 == NC PCI CLK33M OUT2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP PCI CLK33M OUT3 == NC PCI CLK33M OUT3 MAKE_BASE=TRUE NO_TEST=TRUE</p>			

SYNC MASTER=D8 MLB SYNC DATE=08/27/2012

Apple Inc.

Unused Signal Aliases

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0

BRANCH: prefsb

PAGE: 8 OF 144

SHEET: 8 OF 123

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



8

7

6

5

4

3

2

1

D

D

ALIASES (BLANK)

C

C

B

B

A

A

SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
Signal Aliases			
DRAWING NUMBER		051-9505	
REVISION		8.0.0	
BRANCH		prefsb	
PAGE		9 OF 144	
SHEET		9 OF 123	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

8

7

6


5

4

3

2

1



SHORT B4 & C4 TOGETHER, ROUTE AS A SINGLE 4 MIL TRACE TO R1010.1  
 ROUTE B5 TO R1010.1 AS A SEPARATE 12 MIL TRACE.

OMIT TABLE  
**U1000**  
 IVY-BRIDGE  
 BGA-SKT-K70  
 SYM 1 OF 10

OMIT TABLE  
**U1000**  
 IVY-BRIDGE  
 BGA-SKT-K70  
 SYM 5 OF 10

TP CPU RSVD<1>	C38	RSVD_C38	RSVD_P35	P35	TP CPU RSVD<20>
TP CPU RSVD<2>	C39	RSVD_C39	RSVD_P37	P37	TP CPU RSVD<21>
TP CPU RSVD<3>	D38	RSVD_D38	RSVD_P39	P39	TP CPU RSVD<22>
TP CPU RSVD<4>	H7	RSVD_H7	RSVD_R34	R34	TP CPU RSVD<23>
TP CPU RSVD<5>	H8	RSVD_H8	RSVD_R36	R36	TP CPU RSVD<24>
TP CPU RSVD<6>	J9	RSVD_J9	RSVD_R38	R38	TP CPU RSVD<25>
TP CPU RSVD<7>	J31	RSVD_J31	RSVD_R40	R40	TP CPU RSVD<26>
TP CPU RSVD<8>	J33	RSVD_J33	RSVD_AB6	AB6	TP CPU RSVD<27>
TP CPU RSVD<9>	J34	RSVD_J34	RSVD_AB7	AB7	TP CPU RSVD<28>
TP CPU RSVD<10>	K9	RSVD_K9	RSVD_AD34	AD34	TP CPU RSVD<29>
TP CPU RSVD<11>	K31	RSVD_K31	RSVD_AD35	AD35	TP CPU RSVD<30>
TP CPU RSVD<12>	K34	RSVD_K34	RSVD_AD37	AD37	TP CPU RSVD<31>
TP CPU RSVD<13>	L9	RSVD_L9	RSVD_AE6	AE6	TP CPU RSVD<32>
TP CPU RSVD<14>	L31	RSVD_L31	RSVD_AF4	AF4	TP CPU RSVD<33>
TP CPU RSVD<15>	L33	RSVD_L33	RSVD_AG4	AG4	TP CPU RSVD<34>
TP CPU RSVD<16>	L34	RSVD_L34	RSVD_AJ11	AJ11	TP CPU RSVD<35>
NO TEST POINT	M34	RSVD_M34 ThermoDC	RSVD_AJ29	AJ29	TP CPU RSVD<36>
NO TEST POINT	N33	RSVD_N33 ThermoDA	RSVD_AJ30	AJ30	TP CPU RSVD<37>
TP CPU RSVD<19>	N34	RSVD_N34	RSVD_AJ31	AJ31	TP CPU RSVD<38>
CPU CFG<0>	H36	CFG_0	RSVD_AN20	AN20	TP CPU RSVD<39>
CPU CFG<1>	J36	CFG_1	RSVD_AP20	AP20	TP CPU RSVD<40>
CPU CFG<2>	J37	CFG_2	RSVD_AT11	AT11	TP CPU RSVD<41>
CPU CFG<3>	K36	CFG_3	RSVD_AT14	AT14	TP CPU RSVD<42>
CPU CFG<4>	L36	CFG_4	RSVD_AU10	AU10	TP CPU RSVD<43>
CPU CFG<5>	N35	CFG_5	RSVD_AV34	AV34	TP CPU RSVD<44>
CPU CFG<6>	L37	CFG_6	RSVD_AW34	AW34	TP CPU RSVD<45>
CPU CFG<7>	M36	CFG_7	RSVD_AY10	AY10	TP CPU RSVD<46>
CPU CFG<8>	J38	CFG_8	RSVD_NCTF_AV1	AV1	TP CPU RSVD NCTF<1>
CPU CFG<9>	L35	CFG_9	RSVD_NCTF_AV2	AV2	TP CPU RSVD NCTF<2>
CPU CFG<10>	M38	CFG_10	RSVD_NCTF_AV3	AV3	TP CPU RSVD NCTF<3>
CPU CFG<11>	N36	CFG_11	RSVD_NCTF_B39	B39	TP CPU RSVD NCTF<4>
CPU CFG<12>	N38	CFG_12	NCTF_A38	A38	TP CPU NCTF<1>
CPU CFG<13>	N39	CFG_13	NCTF_C2	C2	TP CPU NCTF<2>
CPU CFG<14>	N37	CFG_14	NCTF_D1	D1	TP CPU NCTF<3>
CPU CFG<15>	N40	CFG_15	NCTF_AU40	AU40	TP CPU NCTF<4>
CPU CFG<16>	G37	CFG_16	NCTF_AW38	AW38	TP CPU NCTF<5>
CPU CFG<17>	G36	CFG_17			

RESERVED

INTEL SUGGESTS TO KEEP THESE TPS

( IVY BRIDGE EDS #473717 TABLE 6-5 )

CFG [1:0]	RESERVED CONFIGURATION LANE			
CFG [2]	PCIE STATIC X16 LANE REVERSAL	1 = NORMAL OPERATION	0 = LANES REVERSED	
CFG [3]	PCIE STATIC X4 LANE REVERSAL	1 = NORMAL OPERATION	0 = LANES REVERSED	
CFG [4]	RESERVED CONFIGURATION LANE			
CFG [6:5]	PCIE BIFURCATION	11 = 1 X16 (DEFAULT)	10 = 2 X8	01 = RSVD 00 = 1 X8, 2 X4
CFG [17:7]	RESERVED CONFIGURATION LANE			

SYNC MASTER=D8 MLB SYNC DATE=08/27/2012

**CPU DMI/PEG/FDI/RSVD**

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D


REVISION: 8.0.0

BRANCH: prefsb

PAGE: 10 OF 144

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SHEET: 10 OF 123



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
CPU CLOCK/MISC/JTAG			
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	11 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	11 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B


A

D


C

B

A



DDR SYSTEM MEMORY A



DDR SYSTEM MEMORY B

SYNC MASTER=D8 MLB SYNC DATE=08/27/2012

CPU DDR3 INTERFACES

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D


REVISION: 8.0.0

BRANCH: prefsb


PAGE: 12 OF 144

SHEET: 12 OF 123

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>CPU POWER</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9505	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		prefsb	
		PAGE	13 OF 144
		SHEET	13 OF 123



OMIT TABLE  
U1000  
IVY-BRIDGE  
BGA-SKT-K70  
SYM 8 OF 10

A17	VSS_001	VSS_091	AM27
A23	VSS_002	VSS_092	AM3
A26	VSS_003	VSS_093	AM30
A29	VSS_004	VSS_094	AM36
A35	VSS_005	VSS_095	AM37
AA33	VSS_006	VSS_096	AM38
AA34	VSS_007	VSS_097	AM39
AA35	VSS_008	VSS_098	AM4
AA36	VSS_009	VSS_099	AM40
AA37	VSS_010	VSS_100	AM5
AA38	VSS_011	VSS_101	AM10
AA6	VSS_012	VSS_102	AM11
AB5	VSS_013	VSS_103	AM14
AC1	VSS_014	VSS_104	AM17
AC6	VSS_015	VSS_105	AM19
AD33	VSS_016	VSS_106	AM22
AD36	VSS_017	VSS_107	AM24
AD38	VSS_018	VSS_108	AM27
AD39	VSS_019	VSS_109	AM30
AD40	VSS_020	VSS_110	AM31
AD5	VSS_021	VSS_111	AM32
AD8	VSS_022	VSS_112	AM33
AE3	VSS_023	VSS_113	AM34
AE33	VSS_024	VSS_114	AM35
AE36	VSS_025	VSS_115	AM36
AF1	VSS_026	VSS_116	AM5
AF34	VSS_027	VSS_117	AM6
AF36	VSS_028	VSS_118	AM7
AF37	VSS_029	VSS_119	AM8
AF40	VSS_030	VSS_120	AM9
AF5	VSS_031	VSS_121	AP1
AF6	VSS_032	VSS_122	AP11
AF7	VSS_033	VSS_123	AP14
AG36	VSS_034	VSS_124	AP17
AH2	VSS_035	VSS_125	AP22
AH3	VSS_036	VSS_126	AP25
AH33	VSS_037	VSS_127	AP27
AH36	VSS_038	VSS_128	AP30
AH37	VSS_039	VSS_129	AP36
AH38	VSS_040	VSS_130	AP37
AH39	VSS_041	VSS_131	AP4
AH40	VSS_042	VSS_132	AP40
AH5	VSS_043	VSS_133	AP5
AH8	VSS_044	VSS_134	AR11
AJ12	VSS_045	VSS_135	AR14
AJ15	VSS_046	VSS_136	AR17
AJ18	VSS_047	VSS_137	AR18
AJ21	VSS_048	VSS_138	AR19
AJ25	VSS_049	VSS_139	AR27
AJ27	VSS_050	VSS_140	AR30
AJ36	VSS_051	VSS_141	AR36
AJ5	VSS_052	VSS_142	AR5
AK1	VSS_053	VSS_143	AT1
AK10	VSS_054	VSS_144	AT10
AK13	VSS_055	VSS_145	AT12
AK14	VSS_056	VSS_146	AT13
AK16	VSS_057	VSS_147	AT15
AK22	VSS_058	VSS_148	AT16
AK28	VSS_059	VSS_149	AT17
AK31	VSS_060	VSS_150	AT2
AK32	VSS_061	VSS_151	AT25
AK33	VSS_062	VSS_152	AT27
AK34	VSS_063	VSS_153	AT28
AK35	VSS_064	VSS_154	AT29
AK36	VSS_065	VSS_155	AT3
AK37	VSS_066	VSS_156	AT30
AK4	VSS_067	VSS_157	AT31
AK40	VSS_068	VSS_158	AT32
AK5	VSS_069	VSS_159	AT33
AK6	VSS_070	VSS_160	AT34
AK7	VSS_071	VSS_161	AT35
AK8	VSS_072	VSS_162	AT36
AK9	VSS_073	VSS_163	AT37
AL11	VSS_074	VSS_164	AT38
AL14	VSS_075	VSS_165	AT39
AL17	VSS_076	VSS_166	AT4
AL19	VSS_077	VSS_167	AT40
AL24	VSS_078	VSS_168	AT5
AL27	VSS_079	VSS_169	AT6
AL30	VSS_080	VSS_170	AT7
AL36	VSS_081	VSS_171	AT8
AL5	VSS_082	VSS_172	AT9
AM1	VSS_083	VSS_173	AU1
AM11	VSS_084	VSS_174	AU15
AM14	VSS_085	VSS_175	AU26
AM17	VSS_086	VSS_176	AU34
AM2	VSS_087	VSS_177	AU4
AM21	VSS_088	VSS_178	AU6
AM23	VSS_089	VSS_179	AU8
AM25	VSS_090	VSS_180	AV10

VSS

OMIT TABLE  
U1000  
IVY-BRIDGE  
BGA-SKT-K70  
SYM 9 OF 10

AV11	VSS_181	VSS_271	G8
AV14	VSS_182	VSS_272	H1
AV17	VSS_183	VSS_273	H17
AV3	VSS_184	VSS_274	H2
AV35	VSS_185	VSS_275	H20
AV38	VSS_186	VSS_276	H23
AV6	VSS_187	VSS_277	H26
AW10	VSS_188	VSS_278	H29
AW11	VSS_189	VSS_279	H33
AW14	VSS_190	VSS_280	H35
AW16	VSS_191	VSS_281	H37
AW36	VSS_192	VSS_282	H39
AW6	VSS_193	VSS_283	H5
AY11	VSS_194	VSS_284	H6
AY14	VSS_195	VSS_285	H9
AY18	VSS_196	VSS_286	J11
AY35	VSS_197	VSS_287	J17
AY4	VSS_198	VSS_288	J20
AY6	VSS_199	VSS_289	J23
AY8	VSS_200	VSS_290	J26
B10	VSS_201	VSS_291	J29
B13	VSS_202	VSS_292	J32
B14	VSS_203	VSS_293	K1
B17	VSS_204	VSS_294	K12
B23	VSS_205	VSS_295	K13
B26	VSS_206	VSS_296	K14
B29	VSS_207	VSS_297	K17
B32	VSS_208	VSS_298	K2
B35	VSS_209	VSS_299	K20
B38	VSS_210	VSS_300	K23
B6	VSS_211	VSS_301	K26
C11	VSS_212	VSS_302	K29
C12	VSS_213	VSS_303	K33
C17	VSS_214	VSS_304	K35
C20	VSS_215	VSS_305	K37
C23	VSS_216	VSS_306	K39
C26	VSS_217	VSS_307	K5
C29	VSS_218	VSS_308	K6
C32	VSS_219	VSS_309	L10
C35	VSS_220	VSS_310	L17
C7	VSS_221	VSS_311	L20
C8	VSS_222	VSS_312	L23
D17	VSS_223	VSS_313	L26
D2	VSS_224	VSS_314	L29
D20	VSS_225	VSS_315	L8
D23	VSS_226	VSS_316	M1
D26	VSS_227	VSS_317	M17
D29	VSS_228	VSS_318	M2
D32	VSS_229	VSS_319	M20
D37	VSS_230	VSS_320	M23
D39	VSS_231	VSS_321	M26
D4	VSS_232	VSS_322	M29
D5	VSS_233	VSS_323	M33
D9	VSS_234	VSS_324	M35
E11	VSS_235	VSS_325	M37
E12	VSS_236	VSS_326	M39
E17	VSS_237	VSS_327	M5
E20	VSS_238	VSS_328	M6
E23	VSS_239	VSS_329	M9
E26	VSS_240	VSS_330	N8
E29	VSS_241	VSS_331	P1
E32	VSS_242	VSS_332	P2
E36	VSS_243	VSS_333	P36
E7	VSS_244	VSS_334	P38
E8	VSS_245	VSS_335	P40
F1	VSS_246	VSS_336	P5
F10	VSS_247	VSS_337	P6
F13	VSS_248	VSS_338	R33
F14	VSS_249	VSS_339	R35
F17	VSS_250	VSS_340	R37
F2	VSS_251	VSS_341	R39
F20	VSS_252	VSS_342	R8
F23	VSS_253	VSS_343	T1
F26	VSS_254	VSS_344	T5
F29	VSS_255	VSS_345	T6
F35	VSS_256	VSS_346	U8
F37	VSS_257	VSS_347	V1
F39	VSS_258	VSS_348	V2
F5	VSS_259	VSS_349	V33
F6	VSS_260	VSS_350	V34
F9	VSS_261	VSS_351	V35
G11	VSS_262	VSS_352	V36
G12	VSS_263	VSS_353	V37
G17	VSS_264	VSS_354	V38
G20	VSS_265	VSS_355	V39
G23	VSS_266	VSS_356	V40
G26	VSS_267	VSS_357	V5
G29	VSS_268	VSS_358	W6
G34	VSS_269	VSS_359	Y5
G7	VSS_270	VSS_360	Y8

VSS

SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>CPU GROUNDS</b>			
Apple Inc.		DRAWING NUMBER 051-9505	SIZE D
		REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH prefsb	
		PAGE 14 OF 144	
		SHEET 14 OF 123	




### CPU VCORE DECOUPLING

14x 22UF,0805 INTEL RECOMMENDATION 18X 22UF 0805 (14 Inside cavity and 4 North of processor)

PLACEMENT\_NOTE (C1600-C1613): REPLACED WITH 603 PER RDAR://10700439


66 51 16 13 7 =PPVCORE\_S0\_CPU



BULK CAPS ON CPU VREG PAGE 72

10x 10UF and 10x 1UF CAPACITORS

Place inside socket cavity




### CPU VCCIO DECOUPLING

8X 22UF 0805, 6X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805,16X 0805 placeholders


PLACEMENT\_NOTE (C1650-C1657):

13 11 10 6 =PPVCCIO\_S0\_CPU




PLACEMENT\_NOTE (C1660-C1665):

Place at edge of socket.




BULK CAPS ON CPU VREG PAGE 74



### CPU VCCSA DECOUPLING

2x 10uF 0603. INTEL RECOMMENDATION 2X 10uF 0805


13 6 =PPVCCSA\_S0\_CPU



Bulk decoupling is on VCCSA reg page 75

### Memory (CPU VCCDDR) DECOUPLING


13 11 6 =PP1V5\_S0\_CPU\_MEM



### PLL (CPU VCCSFR) DECOUPLING

2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 1x 10uF 0805

13 6 =PP1V8\_S0\_CPU\_PLL



BULK CAPS ON VTT REG PAGE 77


PAGE TITLE		DRAWING NUMBER	
CPU NON-GFX DECOUPLING		051-9505	
Apple Inc.		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefsb	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		16 OF 144	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		16 OF 123	






### VAXG DECOUPLING

INTEL RECOMMENDATION 4X22UF 0805,3X 4.7UF


PLACEMENT\_NOTE (C1704-C1709):  
Place inside socket cavity



### AXG BULK CAPS







PAGE TITLE		SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
GFX DECOUPLING & PCH PWR ALIAS					
DRAWING NUMBER		051-9505		SIZE	
REVISION		8.0.0		D	
NOTICE OF PROPRIETARY PROPERTY:				BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				prefsb	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				PAGE	
II NOT TO REPRODUCE OR COPY IT				17 OF 144	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				SHEET	
IV ALL RIGHTS RESERVED				17 OF 123	



OMIT TABLE  
**U1800**  
**PANTHER-POINT**  
 FCBGA  
 (2 OF 10)


OMIT TABLE  
**U1800**  
**PANTHER-POINT**  
 FCBGA  
 (1 OF 10)

Signal Name	Pin	Component	Value
TP PCIE1 D2RN	E20	PERN1	
TP PCIE1 D2RP	E20	PERP1	
TP PCIE1 R2D_CN	E25	PETN1	
TP PCIE1 R2D_CP	E23	PETP1	
TP PCIE2 D2RN	E20	PERN2	
TP PCIE2 D2RP	E20	PERP2	
TP PCIE2 R2D_CN	E22	PETN2	
TP PCIE2 R2D_CP	E22	PETP2	
PCIE ENET D2R_N	H17	PERN3	
PCIE ENET D2R_P	H17	PERP3	
PCIE ENET R2D_C_N	E21	PETN3	
PCIE ENET R2D_C_P	E21	PETP3	
PCIE AP D2R_N	H17	PERN4	
PCIE AP D2R_P	H17	PERP4	
PCIE AP R2D_C_N	E18	PETN4	
PCIE AP R2D_C_P	E17	PETP4	
PCIE TBT D2R_N<0>	H15	PERN5	
PCIE TBT D2R_P<0>	H15	PERP5	
PCIE TBT R2D_C_N<0>	H17	PETN5	
PCIE TBT R2D_C_P<0>	H16	PETP5	
PCIE TBT D2R_N<1>	H15	PERN6	
PCIE TBT D2R_P<1>	H15	PERP6	
PCIE TBT R2D_C_N<1>	H16	PETN6	
PCIE TBT R2D_C_P<1>	H15	PETP6	
PCIE TBT D2R_N<2>	H12	PERN7	
PCIE TBT D2R_P<2>	H12	PERP7	
PCIE TBT R2D_C_N<2>	H15	PETN7	
PCIE TBT R2D_C_P<2>	H13	PETP7	
PCIE TBT D2R_N<3>	H10	PERN8	
PCIE TBT D2R_P<3>	H10	PERP8	
PCIE TBT R2D_C_N<3>	H13	PETN8	
PCIE TBT R2D_C_P<3>	H13	PETP8	
TP PCIE CLK100M PE0N	AB6	CLKOUT_PCIE0N	
TP PCIE CLK100M PE0P	AC6	CLKOUT_PCIE0P	
PCIE CLK100M AP_N	AA5	CLKOUT_PCIE1N	
PCIE CLK100M AP_P	W5	CLKOUT_PCIE1P	
PCIE CLK100M TBT_N	AB12	CLKOUT_PCIE2N	
PCIE CLK100M TBT_P	AB14	CLKOUT_PCIE2P	
TP PCIE CLK100M PE4N	Y9	CLKOUT_PCIE4N	
TP PCIE CLK100M PE4P	Y8	CLKOUT_PCIE4P	
TP PCIE CLK100M PE5N	AF3	CLKOUT_PCIE5N	
TP PCIE CLK100M PE5P	AG2	CLKOUT_PCIE5P	
PCIE CLKREQ5 GPIO44_L	BL54	CLKOUT_PCIE5P	
DMI MIDBUS CLK100M_N	AB12	CLKOUT_PEG_B_N	
DMI MIDBUS CLK100M_P	AB11	CLKOUT_PEG_B_P	




PAGE TITLE		SYNC DATE=08/27/2012	
<b>PCH SATA/PCIE/CLK/LPC/SPI</b>			
Apple Inc.		DRAWING NUMBER	051-9505
NOTICE OF PROPRIETARY PROPERTY:		REVISION	8.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	prefsb
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	18 OF 144
II NOT TO REPRODUCE OR COPY IT		SHEET	18 OF 123
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	







PAGE TITLE		SYNC DATE=08/27/2012	
<b>PCH PCI/USB</b>			
Apple Inc.		DRAWING NUMBER	051-9505
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	20 OF 144
		SHEET	20 OF 123




SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE: PCH MISC			
Apple Inc.		DRAWING NUMBER: 051-9505	SIZE: D
		REVISION: 8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH: prefsb	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE: 21 OF 144	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 21 OF 123	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		SYNC DATE=08/27/2012	
<b>PCH POWER</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9505	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		prefsb	
		PAGE	22 OF 144
		SHEET	22 OF 123




SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>PCH GROUNDS</b>			
 Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	23 OF 144
		SHEET	23 OF 123






### CPU Micro2-XDP



### PCH Micro2-XDP



PCH Signals		XDP Signals	
103 26	USB_EXT_A_OC_R_L	R2520	XDP_DA0_USB_EXT_A_OC_L
103 26	USB_EXT_B_OC_R_L	R2521	XDP_DA1_USB_EXT_B_OC_L
103 26	USB_EXT_C_OC_R_L	R2522	XDP_DA2_USB_EXT_C_OC_L
103 26	USB_EXT_D_OC_R_L	R2523	XDP_DA3_USB_EXT_D_OC_L
103 26	USB_EXT_E_OC_EHCI_R_L	R2524	XDP_DB0_USB_EXT_E_OC_EHCI_L
103 26	USB_EXT_F_OC_EHCI_R_L	R2525	XDP_DB1_USB_EXT_F_OC_EHCI_L
103 26	AP_PWR_EN_R	R2526	XDP_DB2_AP_PWR_EN
103 26	SDCONN_STATE_CHANGE_R	R2527	XDP_DB3_SDCONN_STATE_CHANGE
103 21	TBT_CIO_PLUG_EVENT_R	R2528	XDP_FC1_TBT_CIO_PLUG_EVENT
103 21	ISOLATE_CPU_MEM_R_L	R2529	XDP_DC0_ISOLATE_CPU_MEM_L
103 21	GPU_GOOD_R	R2530	XDP_DC1_GPU_GOOD
103 21	DP_AUXCH_ISOL_R	R2531	XDP_DC2_DP_AUXCH_ISOL
103 21	SATARDVR_EN_R	R2532	XDP_DC3_SATARDVR_EN
103 21	DP_TBT_SEL_R	R2533	XDP_DD0_DP_TBT_SEL
103 21	JTAG_TBT_TCK_R	R2534	XDP_DD1_JTAG_TBT_TCK
103 21	AUD_IPHS_SWITCH_EN_PCH_R	R2535	XDP_DD2_AUD_IPHS_SWITCH_EN_PCH
103 21	ENET_LOW_PWR_PCH_R	R2536	XDP_DD3_ENET_LOW_PWR_PCH
103 21	XDP_PIN03	R2537	XDP_FC0_PCH_GPIO15


**PCH/XDP Signal Isolation Notes:**

- USB OC#s not isolated, avoid USB port overcurrent events while using PCH XDP.
- Unused GPIOs 0 & 15 not isolated.
- MXM\_GOOD not isolated as only LED is affected.
- For isolated GPIOs:
  - 'Output' non-XDP signals require pulls.
  - 'Output' PCH/XDP signals require pulls.


If PCH XDP not implemented, all of R2524-R2537 can be replaced with aliases. Otherwise these R's must be stuffed even in production so that PCH pins connect to appropriate non-XDP signals on PCB. R2524-R2537 should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>CPU and PCH XDP</b>			
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	25 OF 144
		SHEET	25 OF 123
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


### System 25MHz Clock Generator




### RTC Power Sources




### PCH RTC Crystal




### Clock series termination




### Platform Reset Connections




### PCH 25MHz CLOCK




### GPIO Isolation to prevent glitches on critical core well GPIOs



### Reset Button



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>CHIPSET SUPPORT</b>			
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	26 OF 144
		SHEET	26 OF 123



SYNC MASTER=D8 MLR		SYNC DATE=08/27/2012	
PAGE TITLE			
<b>USB 2.0 HUB (BT/SMC)</b>			
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	27 OF 144
		SHEET	27 OF 123

# MEM\_RESET\_L Generator


The circuits below handle MEMVTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behaviour of signals.

WHEN HIGH: MEM\_RESET\_L NOT ISOLATED.

WHEN LOW: MEM\_RESET\_L IS ISOLATED.

MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L (Block CPU from driving MEM\_RESET\_L in S3)




# MEMVTT\_EN Generator

rdar://11117167 Enables MEMVTT when PCH drives CPU PWRGD.

CPU does not drive MEM\_CKE until VCCORE activated but CPU 1V5 (VDDQ) leaks into it. Clamping MEMVTT will keep the MEM\_CKE low until CPU actively controls it.


MEMVTT Clamp actively holds MEMVTT rail low until MEMVTT is enabled.

MEMVTT\_EN = CPU\_PWRGD \* PM\_SLP\_S3\_L (VTT is enabled when PCH tells CPU to enable VCCORE)




# 1V5 S0 "PGOOD" for CPU

With optional delay from 1V5 S0 PGOOD



# MEMVTT Clamp

Ensures CKE signals are held low in S3 and in S0 before CPU PWRGD



Step	ISOLATE_CPU_MEM_L	PM_SLP_S3_L	CPU_PWRGD	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	1	1	1
to	1	0	1	CPU_MEM_RESET_L	1	1
2	0	1	1	1	1	1
3	0	0	0	X	1	0
4	0	0	0	X	1	0
to	5	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: On a S5->S0 transition, ISOLATE\_CPU\_MEM\_L will default low.

Rails will power-up as if from S3, but MEM\_RESET\_L now needs to be asserted in S0. Software must de-assert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=D8 MLB SYNC DATE=08/27/2012

CPU Memory S3 Support

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0

BRANCH: prefsb

PAGE: 28 OF 144

SHEET: 28 OF 123

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



Page Notes

Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_A  
 - =PPVDDQ\_S3\_MEM\_A  
 - =PPDDRVTT\_S0\_MEM\_A  
 - =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)


Signal aliases required by this page:  
 - =I2C\_SODIMMA\_SCL  
 - =I2C\_SODIMMA\_SDA

SDM options provided by this page:  
 (NONE)



30 6 =PPDDRVRREF\_DO\_MEM\_A





P/N: 516S1030



DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



30 29 6 =PPDDRVTT\_S0\_MEM\_A



SYMC PARTS-038_MLS		SYMC_DATE=08/27/2015	
PAGE TITLE			
DDR3 S0-DIMM Connector A Slot0			
DRAWING NUMBER		051-9505	SIZE D
REVISION		8.0.0	
BRANCH		prefsb	
PAGE		29 OF 144	
SHEET		29 OF 123	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			





Page Notes

Power aliases required by this page:


- PP1V5\_S0\_MEM\_B
- PPVDDQ\_S3\_MEM\_B
- PPDDRVTT\_S0\_MEM\_B
- PPSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:


- I2C\_S0DIMM\_SCL
- I2C\_S0DIMM\_SDA

ROM options provided by this page:







(NONE)



P/N: 516S1030



DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



PAGE TITLE		SYNC DATE=08/27/2012	
DDR3 SO-DIMM CONNECTOR B SLOT1		DRAWING NUMBER	051-9505
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	32 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




	8	7	6	5	4	3	2	1
	MEM A DQS N<0>	MEM A DQS N<0>	MEM B DQS N<0>	MEM B DQS N<0>				
	MEM A DQS P<0>	MEM A DQS P<0>	MEM B DQS P<0>	MEM B DQS P<0>				
	MEM A DQ<7>	MEM A DQ<7>	MEM B DQ<7>	MEM B DQ<3>				
	MEM A DQ<6>	MEM A DQ<6>	MEM B DQ<6>	MEM B DQ<6>				
	MEM A DQ<5>	MEM A DQ<5>	MEM B DQ<5>	MEM B DQ<5>				
	MEM A DQ<4>	MEM A DQ<4>	MEM B DQ<4>	MEM B DQ<4>				
	MEM A DQ<3>	MEM A DQ<3>	MEM B DQ<3>	MEM B DQ<7>				
	MEM A DQ<2>	MEM A DQ<2>	MEM B DQ<2>	MEM B DQ<2>				
	MEM A DQ<1>	MEM A DQ<5>	MEM B DQ<1>	MEM B DQ<1>				
	MEM A DQ<0>	MEM A DQ<0>	MEM B DQ<0>	MEM B DQ<0>				
	MEM A DQS N<1>	MEM A DQS N<1>	MEM B DQS N<1>	MEM B DQS N<1>				
	MEM A DQS P<1>	MEM A DQS P<1>	MEM B DQS P<1>	MEM B DQS P<1>				
	MEM A DQ<15>	MEM A DQ<15>	MEM B DQ<15>	MEM B DQ<11>				
	MEM A DQ<14>	MEM A DQ<14>	MEM B DQ<14>	MEM B DQ<10>				
	MEM A DQ<13>	MEM A DQ<13>	MEM B DQ<13>	MEM B DQ<13>				
	MEM A DQ<12>	MEM A DQ<12>	MEM B DQ<12>	MEM B DQ<12>				
	MEM A DQ<11>	MEM A DQ<11>	MEM B DQ<11>	MEM B DQ<15>				
	MEM A DQ<10>	MEM A DQ<10>	MEM B DQ<10>	MEM B DQ<14>				
	MEM A DQ<9>	MEM A DQ<9>	MEM B DQ<9>	MEM B DQ<8>				
	MEM A DQ<8>	MEM A DQ<8>	MEM B DQ<8>	MEM B DQ<9>				
	MEM A DQS N<2>	MEM A DQS N<2>	MEM B DQS N<2>	MEM B DQS N<2>				
	MEM A DQS P<2>	MEM A DQS P<2>	MEM B DQS P<2>	MEM B DQS P<2>				
	MEM A DQ<23>	MEM A DQ<23>	MEM B DQ<23>	MEM B DQ<22>				
	MEM A DQ<22>	MEM A DQ<22>	MEM B DQ<22>	MEM B DQ<18>				
	MEM A DQ<21>	MEM A DQ<21>	MEM B DQ<21>	MEM B DQ<21>				
	MEM A DQ<20>	MEM A DQ<20>	MEM B DQ<20>	MEM B DQ<20>				
	MEM A DQ<19>	MEM A DQ<18>	MEM B DQ<19>	MEM B DQ<23>				
	MEM A DQ<18>	MEM A DQ<19>	MEM B DQ<18>	MEM B DQ<19>				
	MEM A DQ<17>	MEM A DQ<17>	MEM B DQ<17>	MEM B DQ<17>				
	MEM A DQ<16>	MEM A DQ<16>	MEM B DQ<16>	MEM B DQ<16>				
	MEM A DQS N<3>	MEM A DQS N<3>	MEM B DQS N<3>	MEM B DQS N<3>				
	MEM A DQS P<3>	MEM A DQS P<3>	MEM B DQS P<3>	MEM B DQS P<3>				
	MEM A DQ<31>	MEM A DQ<31>	MEM B DQ<31>	MEM B DQ<31>				
	MEM A DQ<30>	MEM A DQ<30>	MEM B DQ<30>	MEM B DQ<30>				
	MEM A DQ<29>	MEM A DQ<29>	MEM B DQ<29>	MEM B DQ<29>				
	MEM A DQ<28>	MEM A DQ<28>	MEM B DQ<28>	MEM B DQ<28>				
	MEM A DQ<27>	MEM A DQ<27>	MEM B DQ<27>	MEM B DQ<27>				
	MEM A DQ<26>	MEM A DQ<26>	MEM B DQ<26>	MEM B DQ<26>				
	MEM A DQ<25>	MEM A DQ<25>	MEM B DQ<25>	MEM B DQ<25>				
	MEM A DQ<24>	MEM A DQ<24>	MEM B DQ<24>	MEM B DQ<24>				
	MEM A DQS N<4>	MEM A DQS N<4>	MEM B DQS N<4>	MEM B DQS N<4>				
	MEM A DQS P<4>	MEM A DQS P<4>	MEM B DQS P<4>	MEM B DQS P<4>				
	MEM A DQ<39>	MEM A DQ<39>	MEM B DQ<39>	MEM B DQ<39>				
	MEM A DQ<38>	MEM A DQ<38>	MEM B DQ<38>	MEM B DQ<38>				
	MEM A DQ<37>	MEM A DQ<37>	MEM B DQ<37>	MEM B DQ<37>				
	MEM A DQ<36>	MEM A DQ<37>	MEM B DQ<36>	MEM B DQ<36>				
	MEM A DQ<35>	MEM A DQ<35>	MEM B DQ<35>	MEM B DQ<35>				
	MEM A DQ<34>	MEM A DQ<34>	MEM B DQ<34>	MEM B DQ<34>				
	MEM A DQ<33>	MEM A DQ<33>	MEM B DQ<33>	MEM B DQ<33>				
	MEM A DQ<32>	MEM A DQ<36>	MEM B DQ<32>	MEM B DQ<32>				
	MEM A DQS N<5>	MEM A DQS N<5>	MEM B DQS N<5>	MEM B DQS N<5>				
	MEM A DQS P<5>	MEM A DQS P<5>	MEM B DQS P<5>	MEM B DQS P<5>				
	MEM A DQ<47>	MEM A DQ<47>	MEM B DQ<47>	MEM B DQ<47>				
	MEM A DQ<46>	MEM A DQ<46>	MEM B DQ<46>	MEM B DQ<46>				
	MEM A DQ<45>	MEM A DQ<45>	MEM B DQ<45>	MEM B DQ<45>				
	MEM A DQ<44>	MEM A DQ<44>	MEM B DQ<44>	MEM B DQ<44>				
	MEM A DQ<43>	MEM A DQ<43>	MEM B DQ<43>	MEM B DQ<43>				
	MEM A DQ<42>	MEM A DQ<42>	MEM B DQ<42>	MEM B DQ<42>				
	MEM A DQ<41>	MEM A DQ<41>	MEM B DQ<41>	MEM B DQ<41>				
	MEM A DQ<40>	MEM A DQ<40>	MEM B DQ<40>	MEM B DQ<40>				
	MEM A DQS N<6>	MEM A DQS N<6>	MEM B DQS N<6>	MEM B DQS N<6>				
	MEM A DQS P<6>	MEM A DQS P<6>	MEM B DQS P<6>	MEM B DQS P<6>				
	MEM A DQ<55>	MEM A DQ<55>	MEM B DQ<55>	MEM B DQ<55>				
	MEM A DQ<54>	MEM A DQ<54>	MEM B DQ<54>	MEM B DQ<54>				
	MEM A DQ<53>	MEM A DQ<53>	MEM B DQ<53>	MEM B DQ<52>				
	MEM A DQ<52>	MEM A DQ<52>	MEM B DQ<52>	MEM B DQ<53>				
	MEM A DQ<51>	MEM A DQ<51>	MEM B DQ<51>	MEM B DQ<51>				
	MEM A DQ<50>	MEM A DQ<50>	MEM B DQ<50>	MEM B DQ<50>				
	MEM A DQ<49>	MEM A DQ<49>	MEM B DQ<49>	MEM B DQ<48>				
	MEM A DQ<48>	MEM A DQ<48>	MEM B DQ<48>	MEM B DQ<49>				
	MEM A DQS N<7>	MEM A DQS N<7>	MEM B DQS N<7>	MEM B DQS N<7>				
	MEM A DQS P<7>	MEM A DQS P<7>	MEM B DQS P<7>	MEM B DQS P<7>				
	MEM A DQ<63>	MEM A DQ<62>	MEM B DQ<63>	MEM B DQ<63>				
	MEM A DQ<62>	MEM A DQ<58>	MEM B DQ<62>	MEM B DQ<58>				
	MEM A DQ<61>	MEM A DQ<61>	MEM B DQ<61>	MEM B DQ<60>				
	MEM A DQ<60>	MEM A DQ<60>	MEM B DQ<60>	MEM B DQ<61>				
	MEM A DQ<59>	MEM A DQ<63>	MEM B DQ<59>	MEM B DQ<59>				
	MEM A DQ<58>	MEM A DQ<59>	MEM B DQ<58>	MEM B DQ<62>				
	MEM A DQ<57>	MEM A DQ<57>	MEM B DQ<57>	MEM B DQ<56>				
	MEM A DQ<56>	MEM A DQ<56>	MEM B DQ<56>	MEM B DQ<57>				


SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
DDR3 ALIASES AND BITSWAPS			
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	33 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	33 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




# AIRPORT BLUETOOTH



SUPERVISOR & CLKREQ # ISOLATION  
DELAY = 130 MS +/- 20%




SYNC MASTER=D8 MLR		SYNC DATE=08/27/2012	
PAGE TITLE			
AIRPORT/BT		DRAWING NUMBER	SIZE
Apple Inc.		051-9505	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		8.0.0	prefsb
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	35 OF 144
II NOT TO REPRODUCE OR COPY IT		SHEET	35 OF 123
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>Thunderbolt Host (1 of 2)</b>			
 Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	36 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 123
I I NOT TO REPRODUCE OR COPY IT			
I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.



EDP current / power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	37 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	37 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


# Page Notes

Power aliases required by this page:  
 - =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 - =PP15V\_TBT\_REG (15V Boost Output)  
 - =PP3V3\_TBT\_P3V3TBTFFET (3.3V FET Input)  
 - =PP3V3\_TBT\_FET (3.3V FET Output)  
 - =PP3V3\_S0\_TBTFWCTRL  
 - =PP1V05\_TBT\_P1V05TBTFFET (1.05V FET Input)  
 - =PP1V05\_TBT\_FET (1.05V FET Output)

Signal aliases required by this page:  
 - =TBT\_CLKREQ\_L  
 - =TBT\_RESET\_L


BOM options provided by this page:  
 TBTBST:Y - Stuffs 15V boost circuitry.

## Supervisor & CLKREQ# Isolation




## TBT "POC" Power-up Reset


Intel investigating whether RC is sufficient.




## 3.3V TBT "LC" Switch



## 1.05V TBT "LC" Switch



## 1.05V TBT "CIO" Switch




SYNC MASTER=D8 MLB SYNC DATE=08/27/2012

Thunderbolt Power Support

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-9505	SIZE	D
REVISION	8.0.0	BRANCH	prefsb
PAGE	38 OF 144	SHEET	38 OF 123




SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
ETHERNET PHY (CAESAR IV+)			SIZE D
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsfb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	39 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CAESAR IV WAKE# ISOLATION



ENET Enable Generation


\*ENET\* = \*S0\* || (\*S&6 \*WOL\_EN\*)




3.3V ENET FET

CRITICAL Q4020 NTR410LP SOT-23-HF





CAESAR IV ACTIVITY LED



CAESAR IV 1.2V INT.VR CMPTS





Feedback loop




PAGE TITLE		SYNC DATE=08/27/2012	
Ethernet Support & Connector		DRAWING NUMBER	SIZE
Apple Inc.		051-9505	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		8.0.0	prefsb
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	40 OF 144
II NOT TO REPRODUCE OR COPY IT		SHEET	40 OF 123
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



SD CARD 3.3V OVERCURRENT PROTECTION




SDCONN DETECT DEBOUNCE. ENET\_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.




PAGE TITLE		SD READER CONNECTOR	
DRAWING NUMBER		051-9505	
REVISION		8.0.0	
BRANCH		prefsb	
PAGE		41 OF 144	
SHEET		41 OF 123	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

# USB CAMERA CONTROLLER



## CAMERA/ALS/DMIC CONNECTOR





D

D

### Camera Processor Reset

### Camera Processor ExtBoot Cntl





C

C

### PP1V8\_S4\_CAMERA Vreg

### PP1V2\_S4\_CAMERA Vreg



B


B

A


A

SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
Camera Controller Support			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9505	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefs	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		43 OF 144	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		43 OF 123	


### HDD DATA




### HDD POWER




### GUMSTICK2




### SATA Activity LED



PAGE TITLE		SYNC DATE=08/27/2012	
<b>SATA Connectors</b>			
Apple Inc.	DRAWING NUMBER	051-9505	SIZE
	REVISION	8.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		prefsb PAGE 45 OF 144 SHEET 44 OF 123	




SYNC MASTER=DS_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
EXTERNAL USB PORTS A & B		DRAWING NUMBER	051-9505
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=DS_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
EXTERNAL USB PORTS C & D		DRAWING NUMBER	051-9505
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	46 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9505	D
		REVISION	
		BRANCH	
		PAGE	49 OF 144
		SHEET	47 OF 123

### SMC Supervisor and AVREF Supply

rdar://11180279 SMC\_RESET\_L workaround



Note: IPU are pulled to VIN rail

### ADC Channel Aliases

47	SMC ADC0	=	SMCVSNS P12VG3H	51	122
47	SMC ADC1	=	SMCISNS P12VG3H	51	122
47	SMC ADC2	=	SMCVSNS GPUCORE	51	122
47	SMC ADC3	=	SMCISNS GPUCORE	51	122
47	SMC ADC4	=	SMCVSNS P1V5S0 CPU MEM	51	122
47	SMC ADC5	=	SMCISNS P1V5S0 CPU MEM	51	122
47	SMC ADC6	=	SMCVSNS PVDDQ33 DDR	51	122
47	SMC ADC7	=	SMCISNS PVDDQ33 DDR	51	122
47	SMC ADC8	=	SMCISNS P12VS0 P1V05	56	122
47	SMC ADC9	=	SMCISNS P12VS0 FBVDDQ	51	122
47	SMC ADC10	=	SMCVSNS CPUCORE	51	122
47	SMC ADC11	=	SMCISNS CPUCORE	51	122
47	SMC ADC12	=	SMCVSNS CPUXG	51	122
47	SMC ADC13	=	SMCISNS CPUXG	51	122
47	SMC ADC14	=	SMCVSNS P5VS0 HDD	51	122
47	SMC ADC15	=	SMCISNS P5VS0 HDD	51	122
47	SMC ADC16	=	SMCVSNS P1V05S0 PCH	51	122
47	SMC ADC17	=	SMCISNS P1V05S0 PCH	51	122
47	SMC ADC18	=	SMCISNS P12VS0 HDD	51	122
47	SMC ADC19	=	SMCISNS P2V3S4 AP	56	122
47	SMC ADC20	=	SMCVSNS P3V3S0	51	122
47	SMC ADC21	=	SMCISNS P3V3S0 SSD	51	122
47	SMC ADC22	=	SMCISNS P12VS0 CPU VCCSA	56	122
47	SMC ADC23	=	SMCISNS P12VS0 CPU P1V05	56	122


### Project-specific Aliases

47	SMC PH3	=	BDV_BKL_PWM	75	111
47	SMC PN5	=	ACDC_BURST_EN_L	48	117
47	SMC PJ3	=	SMC_OB2_TX_L	44	122
47	SMC PJ2	=	SMC_OB2_RX_L	44	122
47	SMC PP0	=	SMC_ACDC_ID	6	122
47	SMC PH2	=	SMC_ASSERT_RTCRST	48	122
47	SMC PN4	=	SMC_BLC_FAULT	48	


Unused Project-specific

radar://11033060 Remove USB hookup from SMC (not needed)	USB SMC P	=	NC_USB_SMC_P	NO_TEST=TRUE	
	USB SMC N	=	NC_USB_SMC_N	NO_TEST=TRUE	
	SMC PN2	=	NC_SMC_PN2	NO_TEST=TRUE	
	SMC PN3	=	NC_SMC_PN3	NO_TEST=TRUE	
	SMC PN6	=	NC_SMC_PN6	NO_TEST=TRUE	
	SMC PN7	=	NC_SMC_PN7	NO_TEST=TRUE	
	SMC PP5	=	NC_SMC_PP5	NO_TEST=TRUE	
	SMC PP6	=	NC_SMC_PP6	NO_TEST=TRUE	
	SMC PP7	=	NC_SMC_PP7	NO_TEST=TRUE	
	SMC DP HPD L	=	NC_SMC_DP_HPDL	NO_TEST=TRUE	
	SMC PME S4 DARK L	=	NC_SMC_PME_S4_DARK_L	NO_TEST=TRUE	
	SMC PH7	=	TP_SMC_PH7	NO_TEST=TRUE	
	TP for access if ZPB re-instated				
	SMBUS SMC 4 ASF SCL	=	NC_SMBUS_SMC_4_ASF_SCL	NO_TEST=TRUE	
	SMBUS SMC 4 ASF SDA	=	NC_SMBUS_SMC_4_ASF_SDA	NO_TEST=TRUE	
	SMBUS SMC 5 G3H SCL	=	NC_SMBUS_SMC_5_G3H_SCL	NO_TEST=TRUE	
	SMBUS SMC 5 G3H SDA	=	NC_SMBUS_SMC_5_G3H_SDA	NO_TEST=TRUE	
	SMC OOB1 TX L	=	NC_SMB_OOB1_TX_L	NO_TEST=TRUE	


### SMC SPI Support




### SMC 32KHz Clock




### SMC Crystal




### Arch Pull Up/Down




### Serial/JTAG Interface Pull-ups




### Enable S4 Wake Sources




### SMC Controlled RTC Reset



### PROCHOT Support




### PECI Support




### Comparator VCCIO Reference




### AC/DC Burst Mode Enable




### PCH and CPU PM signals to SMC




### Platform Thermal Control



### Connect BLC Serial through Mojo Mux



### SMC SPI Support



SMC Support


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


DRAWING NUMBER	051-9505	SIZE	D
REVISION	8.0.0	BRANCH	prefsb
PAGE	50 OF 144	SHEET	48 OF 123




### SPI BootROM





### LPC+SPI Connector




### SPI Series Termination



SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE <b>SPI and Debug Connector</b>			
Apple Inc.		DRAWING NUMBER 051-9505	SIZE D
		REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH prefsb	
		PAGE 51 OF 144	
		SHEET 49 OF 123	



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>SMBus Connections</b>			
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	52 OF 144
		SHEET	50 OF 123



SYNC MASTER=D8 MLB SYNC DATE=08/27/2012

**I and V Sense 1**

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D


REVISION: 8.0.0

BRANCH: prefsb

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 53 OF 144

SHEET: 51 OF 123



PAGE TITLE		HDD/SSD Temp Sense	
DRAWING NUMBER		051-9505	SIZE D
REVISION		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefsb	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		54 OF 144	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		52 OF 123	




### SMC Fan 0 (System)

**Note:**

The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q5610 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q5610 is at common and the SMC sinks current when Q5610 is on.

This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.

Otherwise, this is simply a pass-FET. See RADAR: 10565825- D7: Need schematic and PCB file of fan(All Vendors).



### SMC Fan 1 (Unused)



D

D

C

C

B


B

A

A


SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>System Fan</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9505	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
			prefsb
		PAGE	56 OF 144
		SHEET	54 OF 123

ADC8 PCH/GPU/TBT 1V05 12V S0 (IR1R)




ADC19 AP 3.3V S4 (IWOR)

Current sense of AP 3.3V FET




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0080	1	CAP, 0.22UF, 402	C5904	DEVELOPMENT
116S0004	1	RES, 0, OHM, 402	C5904	PRODUCTION


ADC22 CPU VCCSA 12V S0 (IC0S)



ADC23 CPU VCCIO 12V S0 (IC0I)




SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>I and V Sense 2</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9505	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		prefsb	
		PAGE	59 OF 144
		SHEET	55 OF 123



APPLE P/N 353S2456  
4.5V POWER SUPPLY FOR CODEC

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
127S0134	127S0111		C6113	THAILAND ALTERNATE



SYNC MASTER=D8 MLB SYNC DATE=08/27/2012

**AUDIO: CODEC/REGULATORS**

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0


BRANCH: prefsb

PAGE: 61 OF 144

SHEET: 56 OF 123

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
127S0135	127S0120		C6261	THAILAND ALTERNATE
127S0135	127S0120		C6263	THAILAND ALTERNATE
127S0135	127S0120		C6271	THAILAND ALTERNATE
127S0135	127S0120		C6273	THAILAND ALTERNATE

SYNC MASTER=D8.MLB SYNC DATE=08/27/2012

**AUDIO: HEADPHONE AMP**

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0

BRANCH: prefsb



PAGE: 62 OF 144

SHEET: 57 OF 123

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


LEFT CH SPEAKER AMP  
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB  
SPEAKER AMP RIN = 40K NOMINAL  
FC\_HPF, TWEETERS = ~847 HZ (4700 PF)  
FC\_HPF, WOOFERS = ~4 HZ (1.0 UF)



EDGE RATE CONTROL ON OFF  
GAIN +9 DB +12 DB +15 DB +18 DB +24 DB  
R6306 NOSTUFF NOSTUFF NOSTUFF NOSTUFF 0 OHM  
R6307 0 OHM 47 KOHM NOSTUFF NOSTUFF NOSTUFF

AUD\_RAMP\_MONO NET:  
HIGH = MONO OPERATION  
LOW = STEREO OPERATION




PINS 14 & 15 ARE TEST PINS AND SHOULD BE TIED TO GND

SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
AUDIO: LEFT SPKR AMP			
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	63 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	58 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


RIGHT CH SPEAKER AMP  
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB  
SPEAKER AMP RIN = 40K NOMINAL  
FC\_HPF, TWEETERS = ~847 HZ (4700 PF)  
FC\_HPF, WOOFERS = ~4 HZ (1.0 UF)



PINS 14 & 15 ARE TEST PINS AND SHOULD BE TIED TO GND

EDGE RATE CONTROL	R6404	R6405	AUD_RAMP_MONO NET:	GAIN	R6406	R6407
ON	0 OHM	NOSTUFF	HIGH = MONO OPERATION	+9 DB	NOSTUFF	0 OHM
OFF	NOSTUFF	0 OHM	LOW = STEREO OPERATION	+12 DB	NOSTUFF	47 KOHM
				+15 DB	NOSTUFF	NOSTUFF
				+18 DB	47 KOHM	NOSTUFF
				+24 DB	0 OHM	NOSTUFF




SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
AUDIO: RIGHT SPKR AMP			
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	64 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	59 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S3231

## I2C ADDRESSES

MIKEY	U6551	READ	0111 0011	0X73
MIKEY	U6551	WRITE	0111 0010	0X72



SYNOPSIS: AUDIO: Jack, Mikey, CHS Switch

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0

BRANCH: prefsb

PAGE: 65 OF 144

SHEET: 60 OF 123

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

8

7

6

5

4



3

2

1

### SPEAKER CABLE CONNECTORS

APPLE P/N 518S0862



D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE <b>Audio: Spkr/Mic Conn.</b>			
Apple Inc.	DRAWING NUMBER	051-9505	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	prefsb	
	PAGE	66 OF 144	
	SHEET	61 OF 123	

# IPHS HS Detect Debounce CKT





AUDIO CONNECTOR DETECT STATES

	NOTHING	SPDIF	HEADPHONE
AUD_TYPEDET_R	1	1	0
AUD_TIPDET*_R	0	1	1
AUD_OUTJACK_INSERT	0	1	1
AUD_SENSE_A	1	20K/2.67K RDIV	5.11K/2.67K RDIV



## LI Insert Detect (DETECT A)



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE <b>AUDIO: Detects/Grounding</b>			
Apple Inc.		DRAWING NUMBER 051-9505	SIZE D
		REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH prefsb	
		PAGE 67 OF 144	
		SHEET 62 OF 123	

**CODEC OUTPUT SIGNAL PATHS**

FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	MAC SHDN	WIN SHDN	DET ASSIGNMENT
HP/LINE OUT	0X03 (3)	0X03 (3)	0X0A (10,D)	GPIO_2	GPIO_2	0X0A (DET D)
PRIMARY SPKRS (WFR)	0X04 (4)	0X04 (4)	0X0B (11)	MICBIAS	GPIO_3	N/A
SECONDARY SPKRS (TWT)	0X03 (3)	0X03 (3)	0X0A (10,V24)	MICBIAS	N/A	N/A
SPDIF OUT	N/A	0X08 (8)	0x10 (16)	N/A	N/A	0X0D (DET B)

**CODEC INPUT SIGNAL PATHS**

FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
SPDIF IN	0X07 (7)	0x0F (15)	N/A	0X09 (DET A)
INTERNAL MIC ARRAY	0X05 (5)	0X0E (14, LEFT & RIGHT)	N/A	N/A
EXTERNAL MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	PANTHER POINT GPIO 16	PANTHER POINT GPIO 5 (RCVR INT) PANTHER POINT GPIO 3 (PERIPH DET)

**OTHER DETECT**

FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
MULTIPLE SPKR VENDORS	N/A	N/A	N/A	0X0C (DET C)


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	0.1 MM	?
SPKROUT	*	0.2 MM	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIODIFF	*	AUDIODIFF
SPKROUTDIFF	*	SPKROUTDIFF


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIODIFF	*	Y	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
SPKROUTDIFF	*	Y	0.6 MM	0.25 MM	10 MM	0.2 MM	0.2 MM

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
R681	AUDIO	AUDIODIFF	AUDIO
R682	AUDIO	AUDIODIFF	AUDIO
R683	AUDIO	AUDIODIFF	AUDIO
R684	AUDIO	AUDIODIFF	AUDIO
R685	AUDIO	AUDIODIFF	AUDIO
R686	AUDIO	AUDIODIFF	AUDIO
R687	AUDIO	AUDIODIFF	AUDIO
R688	AUDIO	AUDIODIFF	AUDIO
R689	AUDIO	AUDIODIFF	AUDIO
R690	AUDIO	AUDIODIFF	AUDIO
R691	AUDIO	AUDIODIFF	AUDIO
R692	AUDIO	AUDIODIFF	AUDIO
R693	AUDIO	AUDIODIFF	AUDIO
R694	AUDIO	AUDIODIFF	AUDIO
R695	AUDIO	AUDIODIFF	AUDIO
R696	AUDIO	AUDIODIFF	AUDIO
R697	AUDIO	AUDIODIFF	AUDIO
R698	AUDIO	AUDIODIFF	AUDIO
R699	AUDIO	AUDIODIFF	AUDIO
R700	AUDIO	AUDIODIFF	AUDIO
R701	AUDIO	AUDIODIFF	AUDIO
R702	AUDIO	AUDIODIFF	AUDIO
R703	AUDIO	AUDIODIFF	AUDIO
R704	AUDIO	AUDIODIFF	AUDIO
R705	AUDIO	AUDIODIFF	AUDIO
R706	AUDIO	AUDIODIFF	AUDIO
R707	AUDIO	AUDIODIFF	AUDIO
R708	AUDIO	AUDIODIFF	AUDIO
R709	AUDIO	AUDIODIFF	AUDIO
R710	AUDIO	AUDIODIFF	AUDIO
R711	AUDIO	AUDIODIFF	AUDIO
R712	AUDIO	AUDIODIFF	AUDIO
R713	AUDIO	AUDIODIFF	AUDIO
R714	AUDIO	AUDIODIFF	AUDIO
R715	AUDIO	AUDIODIFF	AUDIO
R716	AUDIO	AUDIODIFF	AUDIO
R717	AUDIO	AUDIODIFF	AUDIO
R718	AUDIO	AUDIODIFF	AUDIO
R719	AUDIO	AUDIODIFF	AUDIO
R720	AUDIO	AUDIODIFF	AUDIO
R721	AUDIO	AUDIODIFF	AUDIO
R722	AUDIO	AUDIODIFF	AUDIO
R723	AUDIO	AUDIODIFF	AUDIO
R724	AUDIO	AUDIODIFF	AUDIO
R725	AUDIO	AUDIODIFF	AUDIO
R726	AUDIO	AUDIODIFF	AUDIO
R727	AUDIO	AUDIODIFF	AUDIO
R728	AUDIO	AUDIODIFF	AUDIO
R729	AUDIO	AUDIODIFF	AUDIO
R730	AUDIO	AUDIODIFF	AUDIO
R731	AUDIO	AUDIODIFF	AUDIO
R732	AUDIO	AUDIODIFF	AUDIO
R733	AUDIO	AUDIODIFF	AUDIO
R734	AUDIO	AUDIODIFF	AUDIO
R735	AUDIO	AUDIODIFF	AUDIO
R736	AUDIO	AUDIODIFF	AUDIO
R737	AUDIO	AUDIODIFF	AUDIO
R738	AUDIO	AUDIODIFF	AUDIO
R739	AUDIO	AUDIODIFF	AUDIO
R740	AUDIO	AUDIODIFF	AUDIO
R741	AUDIO	AUDIODIFF	AUDIO
R742	AUDIO	AUDIODIFF	AUDIO
R743	AUDIO	AUDIODIFF	AUDIO
R744	AUDIO	AUDIODIFF	AUDIO
R745	AUDIO	AUDIODIFF	AUDIO
R746	AUDIO	AUDIODIFF	AUDIO
R747	AUDIO	AUDIODIFF	AUDIO
R748	AUDIO	AUDIODIFF	AUDIO
R749	AUDIO	AUDIODIFF	AUDIO
R750	AUDIO	AUDIODIFF	AUDIO
R751	AUDIO	AUDIODIFF	AUDIO
R752	AUDIO	AUDIODIFF	AUDIO
R753	AUDIO	AUDIODIFF	AUDIO
R754	AUDIO	AUDIODIFF	AUDIO
R755	AUDIO	AUDIODIFF	AUDIO
R756	AUDIO	AUDIODIFF	AUDIO
R757	AUDIO	AUDIODIFF	AUDIO
R758	AUDIO	AUDIODIFF	AUDIO
R759	AUDIO	AUDIODIFF	AUDIO
R760	AUDIO	AUDIODIFF	AUDIO
R761	AUDIO	AUDIODIFF	AUDIO
R762	AUDIO	AUDIODIFF	AUDIO
R763	AUDIO	AUDIODIFF	AUDIO
R764	AUDIO	AUDIODIFF	AUDIO
R765	AUDIO	AUDIODIFF	AUDIO
R766	AUDIO	AUDIODIFF	AUDIO
R767	AUDIO	AUDIODIFF	AUDIO
R768	AUDIO	AUDIODIFF	AUDIO
R769	AUDIO	AUDIODIFF	AUDIO
R770	AUDIO	AUDIODIFF	AUDIO
R771	AUDIO	AUDIODIFF	AUDIO
R772	AUDIO	AUDIODIFF	AUDIO
R773	AUDIO	AUDIODIFF	AUDIO
R774	AUDIO	AUDIODIFF	AUDIO
R775	AUDIO	AUDIODIFF	AUDIO
R776	AUDIO	AUDIODIFF	AUDIO
R777	AUDIO	AUDIODIFF	AUDIO
R778	AUDIO	AUDIODIFF	AUDIO
R779	AUDIO	AUDIODIFF	AUDIO
R780	AUDIO	AUDIODIFF	AUDIO
R781	AUDIO	AUDIODIFF	AUDIO
R782	AUDIO	AUDIODIFF	AUDIO
R783	AUDIO	AUDIODIFF	AUDIO
R784	AUDIO	AUDIODIFF	AUDIO
R785	AUDIO	AUDIODIFF	AUDIO
R786	AUDIO	AUDIODIFF	AUDIO
R787	AUDIO	AUDIODIFF	AUDIO
R788	AUDIO	AUDIODIFF	AUDIO
R789	AUDIO	AUDIODIFF	AUDIO
R790	AUDIO	AUDIODIFF	AUDIO
R791	AUDIO	AUDIODIFF	AUDIO
R792	AUDIO	AUDIODIFF	AUDIO
R793	AUDIO	AUDIODIFF	AUDIO
R794	AUDIO	AUDIODIFF	AUDIO
R795	AUDIO	AUDIODIFF	AUDIO
R796	AUDIO	AUDIODIFF	AUDIO
R797	AUDIO	AUDIODIFF	AUDIO
R798	AUDIO	AUDIODIFF	AUDIO
R799	AUDIO	AUDIODIFF	AUDIO
R800	AUDIO	AUDIODIFF	AUDIO
R801	AUDIO	AUDIODIFF	AUDIO
R802	AUDIO	AUDIODIFF	AUDIO
R803	AUDIO	AUDIODIFF	AUDIO
R804	AUDIO	AUDIODIFF	AUDIO
R805	AUDIO	AUDIODIFF	AUDIO
R806	AUDIO	AUDIODIFF	AUDIO
R807	AUDIO	AUDIODIFF	AUDIO
R808	AUDIO	AUDIODIFF	AUDIO
R809	AUDIO	AUDIODIFF	AUDIO
R810	AUDIO	AUDIODIFF	AUDIO
R811	AUDIO	AUDIODIFF	AUDIO
R812	AUDIO	AUDIODIFF	AUDIO
R813	AUDIO	AUDIODIFF	AUDIO
R814	AUDIO	AUDIODIFF	AUDIO
R815	AUDIO	AUDIODIFF	AUDIO
R816	AUDIO	AUDIODIFF	AUDIO
R817	AUDIO	AUDIODIFF	AUDIO
R818	AUDIO	AUDIODIFF	AUDIO
R819	AUDIO	AUDIODIFF	AUDIO
R820	AUDIO	AUDIODIFF	AUDIO
R821	AUDIO	AUDIODIFF	AUDIO
R822	AUDIO	AUDIODIFF	AUDIO
R823	AUDIO	AUDIODIFF	AUDIO
R824	AUDIO	AUDIODIFF	AUDIO
R825	AUDIO	AUDIODIFF	AUDIO
R826	AUDIO	AUDIODIFF	AUDIO
R827	AUDIO	AUDIODIFF	AUDIO
R828	AUDIO	AUDIODIFF	AUDIO
R829	AUDIO	AUDIODIFF	AUDIO
R830	AUDIO	AUDIODIFF	AUDIO
R831	AUDIO	AUDIODIFF	AUDIO
R832	AUDIO	AUDIODIFF	AUDIO
R833	AUDIO	AUDIODIFF	AUDIO
R834	AUDIO	AUDIODIFF	AUDIO
R835	AUDIO	AUDIODIFF	AUDIO
R836	AUDIO	AUDIODIFF	AUDIO
R837	AUDIO	AUDIODIFF	AUDIO
R838	AUDIO	AUDIODIFF	AUDIO
R839	AUDIO	AUDIODIFF	AUDIO
R840	AUDIO	AUDIODIFF	AUDIO
R841	AUDIO	AUDIODIFF	AUDIO
R842	AUDIO	AUDIODIFF	AUDIO
R843	AUDIO	AUDIODIFF	AUDIO
R844	AUDIO	AUDIODIFF	AUDIO
R845	AUDIO	AUDIODIFF	AUDIO
R846	AUDIO	AUDIODIFF	AUDIO
R847	AUDIO	AUDIODIFF	AUDIO
R848	AUDIO	AUDIODIFF	AUDIO
R849	AUDIO	AUDIODIFF	AUDIO
R850	AUDIO	AUDIODIFF	AUDIO
R851	AUDIO	AUDIODIFF	AUDIO
R852	AUDIO	AUDIODIFF	AUDIO
R853	AUDIO	AUDIODIFF	AUDIO
R854	AUDIO	AUDIODIFF	AUDIO
R855	AUDIO	AUDIODIFF	AUDIO
R856	AUDIO	AUDIODIFF	AUDIO
R857	AUDIO	AUDIODIFF	AUDIO
R858	AUDIO	AUDIODIFF	AUDIO
R859	AUDIO	AUDIODIFF	AUDIO
R860	AUDIO	AUDIODIFF	AUDIO
R861	AUDIO	AUDIODIFF	AUDIO
R862	AUDIO	AUDIODIFF	AUDIO
R863	AUDIO	AUDIODIFF	AUDIO
R864	AUDIO	AUDIODIFF	AUDIO
R865	AUDIO	AUDIODIFF	AUDIO
R866	AUDIO	AUDIODIFF	AUDIO
R867	AUDIO	AUDIODIFF	AUDIO
R868	AUDIO	AUDIODIFF	AUDIO
R869	AUDIO	AUDIODIFF	AUDIO
R870	AUDIO	AUDIODIFF	AUDIO
R871	AUDIO	AUDIODIFF	AUDIO
R872	AUDIO	AUDIODIFF	AUDIO
R873	AUDIO	AUDIODIFF	AUDIO
R874	AUDIO	AUDIODIFF	AUDIO
R875	AUDIO	AUDIODIFF	AUDIO
R876	AUDIO	AUDIODIFF	AUDIO
R877	AUDIO	AUDIODIFF	AUDIO
R878	AUDIO	AUDIODIFF	AUDIO
R879	AUDIO	AUDIODIFF	AUDIO
R880	AUDIO	AUDIODIFF	AUDIO
R881	AUDIO	AUDIODIFF	AUDIO
R882	AUDIO	AUDIODIFF	AUDIO
R883	AUDIO	AUDIODIFF	AUDIO
R884	AUDIO	AUDIODIFF	AUDIO
R885	AUDIO	AUDIODIFF	AUDIO
R886	AUDIO	AUDIODIFF	AUDIO
R887	AUDIO	AUDIODIFF	AUDIO
R888	AUDIO	AUDIODIFF	AUDIO
R889	AUDIO	AUDIODIFF	AUDIO
R890	AUDIO	AUDIODIFF	AUDIO
R891	AUDIO	AUDIODIFF	AUDIO
R892	AUDIO	AUDIODIFF	AUDIO
R893	AUDIO	AUDIODIFF	AUDIO
R894	AUDIO	AUDIODIFF	AUDIO
R895	AUDIO	AUDIODIFF	AUDIO
R896	AUDIO	AUDIODIFF	AUDIO
R897	AUDIO	AUDIODIFF	AUDIO
R898	AUDIO	AUDIODIFF	AUDIO
R899	AUDIO	AUDIODIFF	AUDIO
R900	AUDIO	AUDIODIFF	AUDIO
R901	AUDIO	AUDIODIFF	AUDIO
R902	AUDIO	AUDIODIFF	AUDIO
R903	AUDIO	AUDIODIFF	AUDIO
R904	AUDIO	AUDIODIFF	AUDIO
R905	AUDIO	AUDIODIFF	AUDIO
R906	AUDIO	AUDIODIFF	AUDIO
R907	AUDIO	AUDIODIFF	AUDIO
R908	AUDIO	AUDIODIFF	AUDIO
R909	AUDIO	AUDIODIFF	AUDIO
R910	AUDIO	AUDIODIFF	AUDIO
R911	AUDIO	AUDIODIFF	AUDIO
R912	AUDIO	AUDIODIFF	AUDIO
R913	AUDIO	AUDIODIFF	AUDIO
R914	AUDIO	AUDIODIFF	AUDIO
R915	AUDIO	AUDIODIFF	AUDIO
R916	AUDIO	AUDIODIFF	AUDIO
R917	AUDIO	AUDIODIFF	AUDIO
R918	AUDIO	AUDIODIFF	AUDIO
R919	AUDIO	AUDIODIFF	AUDIO
R920	AUDIO	AUDIODIFF	AUDIO
R921	AUDIO	AUDIODIFF	AUDIO
R922	AUDIO	AUDIODIFF	AUDIO
R923	AUDIO	AUDIODIFF	AUDIO
R924	AUDIO	AUDIODIFF	AUDIO
R925	AUDIO	AUDIODIFF	AUDIO
R926	AUDIO	AUDIODIFF	AUDIO
R927	AUDIO	AUDIODIFF	AUDIO
R928	AUDIO	AUDIODIFF	AUDIO
R929	AUDIO	AUDIODIFF	AUDIO
R930	AUDIO	AUDIODIFF	AUDIO
R931	AUDIO	AUDIODIFF	AUDIO
R932	AUDIO	AUDIODIFF	AUDIO
R933	AUDIO	AUDIODIFF	AUDIO
R934	AUDIO	AUDIODIFF	AUDIO
R935	AUDIO	AUDIODIFF	AUDIO
R936	AUDIO	AUDIODIFF	AUDIO
R937	AUDIO	AUDIODIFF	AUDIO
R938	AUDIO	AUDIODIFF	AUDIO
R939	AUDIO	AUDIODIFF	AUDIO
R940	AUDIO	AUDIODIFF	AUDIO
R941	AUDIO	AUDIODIFF	AUDIO
R942	AUDIO	AUDIODIFF	AUDIO
R943	AUDIO	AUDIODIFF	AUDIO
R944	AUDIO	AUDIODIFF	AUDIO
R945	AUDIO	AUDIODIFF	AUDIO
R946	AUDIO	AUDIODIFF	AUDIO
R947	AUDIO	AUDIODIFF	AUDIO
R948	AUDIO	AUDIODIFF	AUDIO
R949	AUDIO	AUDIODIFF	AUDIO
R950	AUDIO	AUDIODIFF	AUDIO
R951	AUDIO	AUDIODIFF	AUDIO
R952	AUDIO	AUDIODIFF	AUDIO
R953	AUDIO	AUDIODIFF	AUDIO
R954	AUDIO	AUDIODIFF	AUDIO
R955	AUDIO	AUDIODIFF	AUDIO
R956	AUDIO	AUDIODIFF	AUDIO
R957	AUDIO	AUDIODIFF	AUDIO
R958	AUDIO	AUDIODIFF	AUDIO
R959	AUDIO	AUDIODIFF	AUDIO
R960	AUDIO	AUDIODIFF	AUDIO
R961	AUDIO	AUDIODIFF	AUDIO
R962	AUDIO	AUDIODIFF	AUDIO
R963	AUDIO	AUDIODIFF	AUDIO
R964	AUDIO	AUDIODIFF	AUDIO
R965	AUDIO	AUDIODIFF	AUDIO
R966	AUDIO	AUDIODIFF	AUDIO
R967	AUDIO	AUDIODIFF	AUDIO
R968	AUDIO	AUDIODIFF	AUDIO
R969	AUDIO	AUDIODIFF	AUDIO
R970	AUDIO	AUDIODIFF	AUDIO
R971	AUDIO	AUDIODIFF	AUDIO
R972	AUDIO	AUDIODIFF	AUDIO
R973	AUDIO	AUDIODIFF	AUDIO
R974	AUDIO	AUDIODIFF	AUDIO
R975	AUDIO	AUDIODIFF	AUDIO
R976	AUDIO	AUDIODIFF	AUDIO
R977	AUDIO	AUDIODIFF	AUDIO
R978	AUDIO	AUDIODIFF	AUDIO
R979	AUDIO	AUDIODIFF	AUDIO
R980	AUDIO	AUDIODIFF	AUDIO
R981	AUDIO	AUDIODIFF	AUDIO
R982	AUDIO	AUDIODIFF	AUDIO
R983	AUDIO	AUDIODIFF	AUDIO
R984	AUDIO	AUDIODIFF	AUDIO
R985	AUDIO	AUDIODIFF	AUDIO
R986	AUDIO	AUDIODIFF	AUDIO
R987	AUDIO	AUDIODIFF	AUDIO
R988	AUDIO	AUDIODIFF	AUDIO
R989	AUDIO	AUDIODIFF	AUDIO
R990	AUDIO	AUDIODIFF	AUDIO
R991	AUDIO	AUDIODIFF	AUDIO
R992	AUDIO	AUDIODIFF	AUDIO
R993	AUDIO	AUDIODIFF	AUDIO
R994	AUDIO	AUDIODIFF	AUDIO
R995	AUDIO	AUDIODIFF	AUDIO
R996	AUDIO	AUDIODIFF	AUDIO
R997	AUDIO	AUDIODIFF	AUDIO
R998	AUDIO	AUDIODIFF	AUDIO
R999	AUDIO	AUDIODIFF	AUDIO
R1000	AUDIO	AUDIODIFF	AUDIO


CIRCUIT THEORY OF OPERATION AVAILABLE IN <RDAR://PROBLEM/9776522>




### S5 3V3 Soft Enable




### S4 5V Enable




### S4 3V3 Enable




### S4 USB Enable




### S3 1V5 Reg (S0/S3) Enable




### S0 12V Enable



### S0 Platform Parallel Sequence Enable CPU/PCH Sequencing



### GPU Sequencing




### Rail definitions

Platform: All processor non-Core and non-Graphics (5 V, 3.3 V, 1.8 V 1.5 V, PCH Core/PLL/VRM)  
 Uncore: VccSA, VDDQ, VccA (1.8 V), VccIO (VccSA, VccA, and VccIO must ramp within 50 ms of each other)


### Notes on sequencing requirements

- Intel:
- No hard specification on platform rails
  - SMC guarantees timing on PCH DPWROK and PWROK
  - CPU VDDQ must ramp before MEMVTT and vice versa on power down. It has no relationship to any other rails.
- NVIDIA GFX:
- VDD33 (our 3V3\_S0)
  - IPFA/B\_IOVDD (1.8 V) with or after 3V3\_S0 (unused in our implementation)
  - NVDD (our GPU CORE) after IPFA/B\_IOVDD
  - FBVDDQ (our GPU\_VDDQ) after NVDD
  - PEX\_VDD (our GPU\_1V05) after FBVDDQ
  - IPPC/D/E\_F\_IOVDD (1.05V) wit or after PEX\_VDD
  - The ramp time for any rail must be more than 40 us
  - All rails must be powered off within 10 ms from first rail powering off

### S0 5V and TBT Enable



### Parallel Enable PGOOD combinator




SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>PM Regulator Enables</b>			
Apple Inc.		DRAWING NUMBER	051-9505
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	69 OF 144
		SHEET	64 OF 123




### Platform Power Good Derive SMC ALL\_SYS\_PWRGD

The end of the power sequence for S0 rails except CPU CORE.



### PGOOD COMPARATORS FOR PP12V\_S0



### Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13  
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:

The iMac K70K72 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:


- Power on:  
Asserted at least 10 ms after all suspend well power is valid
- Power off or loss of AC:  
Transition to 0.8V or less before VccSUS3\_3 drops to 2.90 V to allow PCH to switch suspend well to battery without excessive loading

Primary method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation.

SMC de-asserts RSMRST# (PM\_DSX\_PWRGD) when S5\_PWRGD input is asserted and SMC\_S5\_PWRGD\_VIN input is above comparator input level of 1.5 V.


SMC asserts RSMRST# (PM\_DSX\_PWRGD) when SMC\_S5\_PWRGD\_VIN input drops from 1.8 V to 1.5 V (as implemented) when 12 V S5 rail drops to 10 V.




Secondary method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM\_DSX\_PWRGD.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.




### PCH Power Goods




radar://11043352 Need AND Gate to deassert PM\_PCH\_PWROK to PCH when unexpected power loss happens

SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE <b>PM Power Good</b>			
DRAWING NUMBER 051-9505		SIZE D	
REVISION 8.0.0		BRANCH prefsb	
PAGE 70 OF 144		SHEET 65 OF 123	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			






SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>VReg CPU Core Phases</b>			
Apple Inc.		DRAWING NUMBER	051-9505
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	72 OF 144
		SHEET	67 OF 123



PAGE TITLE		DRAWING NUMBER		SIZE
VReg CPU AXG Phases		051-9505		D
PAGE TITLE		REVISION		
Apple Inc.		8.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefs		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		
II NOT TO REPRODUCE OR COPY IT		73 OF 144		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET		
IV ALL RIGHTS RESERVED		68 OF 123		

# CPU VccIO (1.05V) S0 Regulator


Max avg current: 8.10 A (BUDGET)  
 Max peak current: 8.50 A (BUDGET)  
 OC trip point: ? A (min)/? A (max)  
 Switching freq: 500 kHz



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE <b>VReg CPU 1.05V S0</b>			
DRAWING NUMBER 051-9505		SIZE D	
REVISION 8.0.0		BRANCH prefsb	
PAGE 74 OF 144		SHEET 69 OF 123	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

# CPU VccSA (0.925V) S0 Regulator

Max avg current: 12.07 A (BUDGET)  
 Max peak current: 30 A (BUDGET)  
 OC trip point: ? A (min)/? A (max)  
 Switching freq: 500 kHz




SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE VReg CPU VccSA S0			
DRAWING NUMBER 051-9505		SIZE D	
REVISION 8.0.0		BRANCH prefsb	
PAGE 75 OF 144		SHEET 70 OF 123	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

### 3.3V S5 Regulator

Max avg current: 6 A (design)/ 4.85 A (budget)  
 Max peak current: ? A (design)/ 6.6 A (budget)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: 350 kHz

### 5V S4 Regulator

Max avg current: 10 A (design)/ 6.08 A (budget)  
 Max peak current: ? A (design)/ 6.9 A (budget)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: 350 kHz



This circuit toggles the Vreg between PWM and ultrasonic DCM modes based on load requirements

BURSTMODE_EN_L	Vreg Mode
0	PWM
1	DCM


$$V_{out} = 0.6 * (1 + R_a / R_b)$$

$$V_{out} = 0.6 * (1 + R_a / R_b)$$

SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>VReg 3.3V S5/5V S4</b>			
Apple Inc.		DRAWING NUMBER	051-9505
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	76 OF 144
		SHEET	71 OF 123



### VDDQ (1.5V) S3 Regulator

Max avg current: 9.0 A (BUDGET)  
 Max peak current: 11.3 A (BUDGET)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: 400 kHz



### 1.8V S0 Regulator

Max avg current: 0.6 A (BUDGET)  
 Max peak current: 1.7 A (BUDGET)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: ? kHz



PAGE TITLE		DRAWING NUMBER	
VReg VDDQ and 1.8V S0		051-9505	
Apple Inc.		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefsb	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		77 OF 144	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		72 OF 123	




D8:CONTROLLER CHANGE FOR 3.42V SMC SUPPLY RDAR://11003901

### 3.425V "G3Hot" Regulator

Max avg current: 0.04 A (BUDGET)  
 Max peak current: 0.10 A (BUDGET)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: ? kHz


D7/D7I: IMPLEMENT A CLEANER DISABLE FOR PP3V42\_G3H REGULATOR RDAR://11132734



$$V_{out} = 1.25V * (1 + R_a / R_b)$$



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE: VREG 3.42V G3HOT			
DRAWING NUMBER: 051-9505		SIZE: D	
REVISION: 8.0.0		BRANCH: prefsb	
PAGE: 78 OF 144		SHEET: 73 OF 123	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			






TP to DP aliases

36	TP DP TBTSRC ML CP<0>	==	DP TBTSRC ML P<0>	75 111
36	TP DP TBTSRC ML CN<0>	==	DP TBTSRC ML N<0>	75 111
36	TP DP TBTSRC ML CP<1>	==	DP TBTSRC ML P<1>	75 111
36	TP DP TBTSRC ML CN<1>	==	DP TBTSRC ML N<1>	75 111
36	TP DP TBTSRC ML CP<2>	==	DP TBTSRC ML P<2>	75 111
36	TP DP TBTSRC ML CN<2>	==	DP TBTSRC ML N<2>	75 111
36	TP DP TBTSRC ML CP<3>	==	DP TBTSRC ML P<3>	75 111
36	TP DP TBTSRC ML CN<3>	==	DP TBTSRC ML N<3>	75 111
36	TP DP TBTSRC AUXCH CP	==	DP TBTSRC AUXCH P	75 111
36	TP DP TBTSRC AUXCH CN	==	DP TBTSRC AUXCH N	75 111



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>Internal DP MUXing</b>			
Apple Inc.		DRAWING NUMBER	051-9505
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	92 OF 144
		SHEET	75 OF 123





SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>TBT DDC Crossbar</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9505	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
			prefsb
		PAGE	93 OF 144
		SHEET	76 OF 123



INTERNAL DP (STRAIGHT)


518S0852 CRITICAL  
**J9500**  
 20525-140E-01  
 F-RT-SM

518S0778  
 DEVELOPMENT  
 CRITICAL  
**J9520**  
 53780-8606  
 M-RT-SM





**K6X BACKLIGHT CONTROL SUPPORT**

guarantee backlight is  
 only on when Panel has valid video



**Backlight Control**

U9500 OUTPUT Y2 IS A NON-INVERTED, DELAYED VERSION OF INPUT A  
 The delay applies only on a L->H transition on A. This guarantees video is valid before the backlight is enabled.  
 On a H->L transition of A, Y2 follows with standard logic propagation delay. This ensures the backlight is off immediately after loss of video  
 Y1 is simply an inverted version of A, with no delay




SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>Internal DP Support</b>			
Apple Inc.		DRAWING NUMBER	051-9505
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	95 OF 144
		SHEET	78 OF 123

### 3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.


	Nominal	Min	Max
IV3P3	1100mA	1030mA	1200mA
IHV50	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHV53	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7W)



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES_MTL_FILM,1/16W,17_SK,1,0402,SMD,LF	R9610,R9613		TBTHV:P12V
114S0338	2	RES_MTL_FILM,1/16W,17_SK,1,0402,SMD,LF	R9611,R9614		TBTHV:P12V

	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)




NOTE: Polarity Swapped for Layout!


NOTE: Polarity Swapped for Layout!

DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).  
Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

### Thunderbolt Connector B




SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>Thunderbolt Connector B</b>			
Apple Inc.		DRAWING NUMBER	051-9505
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	96 OF 144
		SHEET	79 OF 123



PAGE TITLE		SYNC DATE=08/27/2012	
<b>Backlight Controller MCU</b>			
Apple Inc.		DRAWING NUMBER	051-9505
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	97 OF 144
		SHEET	80 OF 123

D8 PROTO 2 BLC ADDING 3.3V VOLTAGE REFERENCE RDAR://11280328





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
15281668	3	IND,PWR,33UH,20%,10A,35.5MOHM	L9820,L9840,L9860	CRITICAL	

BLC_VOUT1					
CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL
1 C9820	1 C9821	1 C9822	1 C9859	1 C9832	1 C9833
1000PF	1000PF	1000PF	100PF	1000PF	1000PF
10V	10V	10V	10V	10V	10V
2 X7R	2 X7R	2 X7R	2 X7R	2 X7R	2 X7R
603	603	603	603	603	603

BLC_VOUT1					
CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL
1 C9826	1 C9827	1 C9828	1 C9858	1 C9840	1 C9841
2.2UF	2.2UF	2.2UF	2.2UF	2.2UF	2.2UF
10V	10V	10V	10V	10V	10V
2 X7R	2 X7R	2 X7R	2 X7R	2 X7R	2 X7R
1210-2	1210-2	1210-2	1210-2	1210-2	1210-2

SYNC MASTER=D8.MLB SYNC DATE=08/27/2012

### Backlight LED Driver

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0

BRANCH: prefsb

PAGE: 98 OF 144

SHEET: 81 OF 123

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED



D

C

B

A

D

C


B

A

ALL LANES ARE REVERSED AND LANES 10,8,7,6,5,3,2,1 ARE POLARITY SWAPPED




### GPU PEX\_IOVDD/Q 3300MA




### GPU PLL\_HVDD/PEX\_SVVD 210MA


ALL LANES ARE REVERSED AND LANES 15,14,13,11,10,8,7,6,5,2,0 ARE POLARITY SWAPPED




### GPU PEX\_PLLVDD 150MA



### GPU PEX\_TSTCLK/PEX\_TERM



### UA000 BGA



Page Notes

Items All items required by this page:

- UA000\_BGA\_PEX\_3300MA
- UA000\_BGA\_PEX\_210MA
- UA000\_BGA\_PEX\_150MA

Items All items required by this page:

None

Item All items provided by this page:

None

SYMC DATE=04/09/2011

SYMC DATE=04/09/2011

KEPLER PCI-E

Apple Inc.

DRAWING NUMBER: 051-9505

REVISION: 8.0.0

BRANCH: prefsb

PAGE: 100 OF 144

SHEET: 83 OF 123

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

OMIT\_TABLE

OMIT\_TABLE

Page Notes




FROM: ALWAYS PROVIDED BY THIS PAGE:  
 - REFERENCE DESIGN  
 - FB\_B0\_CMD0-FB\_B0\_CMD33  
 - FB\_B1\_CMD0-FB\_B1\_CMD33

SIGNAL: ALWAYS PROVIDED BY THIS PAGE:  
 - FB\_B0\_CMD0-FB\_B0\_CMD33  
 - FB\_B1\_CMD0-FB\_B1\_CMD33

HOW: ALWAYS PROVIDED BY THIS PAGE:  
 - (NONE)

UA000  
 BGA  
 SYM 2 OF 14  
 GPU  
 CK104

UA000  
 BGA  
 SYM 3 OF 14  
 GPU  
 CK104



SYMC: MATTER-048 V28  
 PAGE TITLE  
 KEPLER FRAME BUFFER A/B  
 Apple Inc.  
 DRAWING NUMBER: 051-9505  
 REVISION: 8.0.0  
 BRANCH: prefsb  
 PAGE: 101 OF 144  
 SHEET: 84 OF 123

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

OMIT\_TABLE

OMIT\_TABLE







Page Notes

FROM: ALWAYS PROVIDED BY THIS PAGE:  
 - PFPV35\_S0\_GPU\_FBVD00  
 - PFPV35\_S0\_GPU\_FBVD01

SIGNAL ALIASES PROVIDED BY THIS PAGE:

NO SIGNALS PROVIDED BY THIS PAGE:

NO SIGNALS PROVIDED BY THIS PAGE:



SYMC: MATTER-008\_V20 SYMC: DATA-04/09/2015

KEPLER FRAME BUFFER C/D

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0

BRANCH: prefsb

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 102 OF 144











SHEET: 85 OF 123

**Page Notes**

Power aliases required by this page:  
 -PPIV35\_SD\_GPU\_FBVDDQ

Signal aliases required by this page:  
 (NONE)

SDM options provided by this page:



SYNC MASTER=D8 VAN SYNC DATE=04/09/2012

**GDDR5 Frame Buffer A**

Apple Inc.

DRAWING NUMBER: 051-9505  
 REVISION: 8.0.0  
 BRANCH: prefsb

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED













PAGE: 103 OF 144  
 SHEET: 86 OF 123

**Page Notes**

Power aliases required by this page:  
 -PP1V35\_S0\_GPU\_FBVDDQ

Signal aliases required by this page:  
 (NONE)

SNM options provided by this page:  
 (NONE)



SYNC MASTER=D8\_VAN SYNC DATE=04/09/2012

**GDDR5 Frame Buffer B**

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0

BRANCH: prefsb

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED












PAGE: 104 OF 144 SHEET: 87 OF 123

**Page Notes**

Power aliases required by this page:  
 -#PP1V35\_S0\_GPU\_FBVDDQ

Signal aliases required by this page:  
 (NONE)

SDM options provided by this page:  
 (NONE)



SYNC MASTER=D8\_VAN SYNC DATE=04/09/2012

**GDDR5 FRAME BUFFER C**

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0

BRANCH: prefsb

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 105 OF 144 SHEET: 88 OF 123















**Page Notes**

Power aliases required by this page:  
 -=PP1V35\_S0\_GPU\_FBVDDQ

Signal aliases required by this page:  
 (NONE)

SNM options provided by this page:  
 (NONE)



SYNC MASTER=D8\_VAN SYNC DATE=04/09/2012

**GDDR5 FRAME BUFFER D**

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0


BRANCH: prefsb


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 106 OF 144  
 SHEET: 89 OF 123








SYMC_MATTERS_V24		SYMC_DATE=04/09/2011	
PAGE TITLE			
KEPLER MISC			
 Apple Inc.	DRAWING NUMBER	051-9505	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefsb	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		109 OF 144	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		92 OF 123	

# GPU NVVDD DECOUPLING I (EDP)=95A

Power Alliance required by this page:  
 - APPOWER\_01\_001

Signal Alliance required by this page:  
 (None)

How options provided by this page:  
 (None)




SYMC PARTS: VAS		SYMC DATE: 04/09/2015	
PAGE TITLE		PAGE NUMBER	
KEPLER CORE POWER		DRAWING NUMBER	
Apple Inc.		051-9505	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	
		8.0.0	
		BRANCH	
		prefsb	
		PAGE	
		111 OF 144	
		SHEET	
		93 OF 123	

Power Alliance required by this page:  
 - APPT01\_GPU\_POWER

Signal Alliance required by this page:  
 (None)

HW options provided by this page:  
 (None)

# GPU FBVDD/Q DECOUPLING I (EDP PEAK) = 26A




SYMC_WATTS=0.0 V=0		SYMC_DATE=04/09/2011	
PAGE TITLE			
KEPLER FBVDD/Q POWER			
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	112 OF 144
		SHEET	94 OF 123


Power Alliance required by this page:

Signal Alliance required by this page:

Non Alliance provided by this page:




GPU SP\_PLLVDD/VID\_PLLVDD 47MA+41MA




RDAR://11427653 D8: REPLACE 138S0682 WITH 138S0802

GPU GPC\_PLLAVDD/LXS\_PLLVDD/FB\_DLL\_AVDD 52MA+39MA+50MA




GPU GPU\_FB\_PLL\_AVDD 120MA X 4 = 480MA



KEPLER PEX PWR/GNDS		DRAWING NUMBER	SIZE
Apple Inc.		051-9505	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		8.0.0	prefsb
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	113 OF 144
II NOT TO REPRODUCE OR COPY IT		SHEET	95 OF 123
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

GPU CORE REG 1.1V/??A O/P= PPGPUCORE\_S0\_REG



GPU CORE REG 1.1V/??A O/P= PPGPUCORE\_S0\_REG

GPU VCore  
VOUT = VCORE  
PEAK = ???A  
AVG = ???A

PP5V\_S0\_GPU\_VCORE\_VCC

PP5V\_S0\_VRD

PP5V\_S0\_GPU\_VCORE\_VCC

PP3V3\_S0\_VRD

PP3V3\_S0\_GPU

PM\_PGOOD\_REG\_GPUCORE\_S0

GPU PSI L

VR\_GPU\_IMON

DEFAULT: 0.9000V STEP: 12.5MV

PP3V3\_S0\_GPU

REG\_GPUCORE VID7

REG\_GPUCORE VID6

REG\_GPUCORE VID5

REG\_GPUCORE VID4

REG\_GPUCORE VID3

REG\_GPUCORE VID2

REG\_GPUCORE VID1

REG\_GPUCORE VID0

NEED TO FIGURE OUT SEQUENCING FOR ENABLE


CRITICAL  
LB400  
0.36UH-30A-0.6MOHM  
SDP110808MR36MF-TH  
152-0110  
GPU CORE INPUT Filtering

PP12V\_S0\_REG\_GPUCORE


PP12V\_S0\_GPUCORE\_FLT

PAGE TITLE		PAGE NUMBER	
VRreg GPU Core Phases		051-9505	
Apple Inc.		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefsb	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		114 OF 144	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		96 OF 123	





SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
<b>VReg GPU Core Phases</b>			
Apple Inc.		DRAWING NUMBER	051-9505
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	115 OF 144
		SHEET	97 OF 123



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE <b>VREG GPU CORE PHASE 4</b>			
Apple Inc.		DRAWING NUMBER 051-9505	SIZE D
		REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH prefsb	
		PAGE 116 OF 144	
		SHEET 98 OF 123	



D8 BOARD SPECIFIC PHYSICAL AND SPACING CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, BGA_TBT	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	*	Y	0.185 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	ISL5, ISL8	Y	0.205 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	TOP, BOTTOM	Y	0.220 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	*	Y	0.150 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	ISL5, ISL8	Y	0.165 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	*	Y	0.130 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	ISL5, ISL8	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	TOP, BOTTOM	Y	0.155 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	0.115 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	ISL5, ISL8	Y	0.126 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.090 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	ISL5, ISL8	Y	0.100 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.075 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	ISL5, ISL8	Y	0.080 MM	0.080 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	Y	0.171 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM
68_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.085 MM	=STANDARD	0.150 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.136 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.141 MM	0.085 MM	=STANDARD	0.185 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.121 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.109 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.086 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.090 MM	0.085 MM	=STANDARD	0.230 MM	0.1 MM

Compensation Physical Rule Definition

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
COMP_SE	*	Y	0.305 MM	0.105 MM	3 MM	=STANDARD	=STANDARD

NOTE: line width based on 12 mil recommendation  
NOTE: neck width based on 4 mil recommendation

General Spacing Definitions

Default			
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1X_DIELECTRIC	ISL3, ISL10	0.101 MM	?
1X_DIELECTRIC	*	0.076 MM	?

Board Stack-up

FINISHED BOARD THICKNESS: 1.94 MM

-----	Top	Signal	0.5 oz (Cu plated)
=====		Prepreg	0.071 MM
-----	2	Plane	1 oz
=====		Core	0.101 MM
-----	3	Signal	0.5 oz
=====		Prepreg	0.115 MM
-----	4	Plane	1 oz
=====		Core	0.076 MM
-----	5	Signal	0.5 oz
=====		Prepreg	0.380 MM
-----	6	Plane	1 oz
=====		Core	0.076 MM
-----	7	Plane	1 oz
=====		Prepreg	0.380 MM
-----	8	Signal	0.5 oz
=====		Core	0.076 MM
-----	9	Plane	1 oz
=====		Prepreg	0.115 MM
-----	10	Signal	0.5 oz
=====		Core	0.101 MM
-----	11	Plane	1 oz
=====		Prepreg	0.071 MM
-----	Btm	Signal	0.5 oz (Cu plated)

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_ISO	*	=STANDARD	8000
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100

GENERIC

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GENERIC_ISO	*	=1:1_SPACING	?
PM_ISO	*	=1:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	PM_ISO
PM	GND	*	DEFAULT

BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

SYNC MASTER=D8.MLB		SYNC DATE=08/27/2012	
<b>D8 RULE DEFINITIONS</b>			
Apple Inc.		DRAWING NUMBER	051-9505
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	120 OF 144
		SHEET	100 OF 123

DDR3

DDR3-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
DDR_34S	BOTTOM	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	2.0 MM	=STANDARD	=STANDARD
DDR_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
DDR_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
DDR_42S	BOTTOM	=42_OHM_SE	=55_OHM_SE	=55_OHM_SE	2.0 MM	=STANDARD	=STANDARD
DDR_42S	ISL5, ISL8	=42_OHM_SE	=55_OHM_SE	=55_OHM_SE	2.0 MM	=STANDARD	=STANDARD
DDR_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM
DDR_42S_D	BOTTOM	=42_OHM_SE	=55_OHM_SE	=55_OHM_SE	2.0 MM	0.1016 MM	0.1016 MM
DDR_42S_D	ISL5, ISL8	=42_OHM_SE	=55_OHM_SE	=55_OHM_SE	2.0 MM	0.1016 MM	0.1016 MM
DDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
DDR_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF

Minimum diff spacing is 4 mil Table 3-5, Intel Doc# 473718

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
POWER_DDR_P4MM	*	Y	0.400 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_DDR_PHY	*	POWER_DDR_P4MM
DDR_CLK_PHY	*	DDR_68D
DDR_CTRL_PHY	*	DDR_39S
DDR_CMD_PHY	*	DDR_34S
DDR_DQ_PHY	*	DDR_42S
DDR_DQS_PHY	*	DDR_42S_D

DDR3-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DDR_CLK_ISO	TOP,BOTTOM	=5.5X_DIELECTRIC	?
DDR_CLK_ISO	ISL3, ISL10	=4.9X_DIELECTRIC	?
DDR_CLK_ISO	*	=6.5X_DIELECTRIC	?
DDR_CTRL_ISO	TOP,BOTTOM	=4.5X_DIELECTRIC	?
DDR_CTRL_ISO	ISL3, ISL10	=4.0X_DIELECTRIC	?
DDR_CTRL_ISO	*	=5.3X_DIELECTRIC	?
DDR_CTRL2CTRL	TOP,BOTTOM	=3.0X_DIELECTRIC	?
DDR_CTRL2CTRL	ISL3, ISL10	=2.6X_DIELECTRIC	?
DDR_CTRL2CTRL	*	=3.5X_DIELECTRIC	?
DDR_CMD_ISO	TOP,BOTTOM	=4.5X_DIELECTRIC	?
DDR_CMD_ISO	ISL3, ISL10	=4.0X_DIELECTRIC	?
DDR_CMD_ISO	*	=5.3X_DIELECTRIC	?
DDR_CMD2CMD	TOP,BOTTOM	=2.3X_DIELECTRIC	?
DDR_CMD2CMD	ISL3, ISL10	=2.0X_DIELECTRIC	?
DDR_CMD2CMD	*	=2.7X_DIELECTRIC	?
DDR_DATA_ISO	TOP,BOTTOM	=4.5X_DIELECTRIC	?
DDR_DATA_ISO	ISL3, ISL10	=4.0X_DIELECTRIC	?
DDR_DATA_ISO	*	=5.3X_DIELECTRIC	?
DDR_DQ2DQ	TOP,BOTTOM	=3.2X_DIELECTRIC	900
DDR_DQ2DQ	ISL3, ISL10	=2.8X_DIELECTRIC	900
DDR_DQ2DQ	*	=3.8X_DIELECTRIC	900
DDR_DQ2DQS	TOP,BOTTOM	=3.7X_DIELECTRIC	?
DDR_DQ2DQS	ISL3, ISL10	=3.3X_DIELECTRIC	?
DDR_DQ2DQS	*	=4.4X_DIELECTRIC	?
DDR_BL2BL	TOP,BOTTOM	=4.5X_DIELECTRIC	?
DDR_BL2BL	ISL3, ISL10	=4.0X_DIELECTRIC	?
DDR_BL2BL	*	=5.3X_DIELECTRIC	?
DDR_CH2CH	TOP,BOTTOM	=9.1X_DIELECTRIC	?
DDR_CH2CH	ISL3, ISL10	=8.2X_DIELECTRIC	?
DDR_CH2CH	*	=10.9X_DIELECTRIC	?
CMD2DATA_ISO	TOP,BOTTOM	=7X_DIELECTRIC	?
CMD2DATA_ISO	ISL3, ISL10	=5X_DIELECTRIC	?
CMD2DATA_ISO	*	=5X_DIELECTRIC	?

DDR3 Power-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_DDR_ISO	*	=4.3X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER_DDR	*	*	POWER_DDR_ISO

Constraints  
Clocks: CK[3:0], CK#[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CLK	*	*	DDR_CLK_ISO

Control: CS#[3:0], CKE[3:0], ODT[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CTRL	*	*	DDR_CTRL_ISO
DDR_CTRL	DDR_CTRL	*	DDR_CTRL2CTRL

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CMD	*	*	DDR_CMD_ISO
DDR_CMD	DDR_CMD	*	DDR_CMD2CMD
DDR_CMD	DDR_A_DQ_BYTE*	*	CMD2DATA_ISO
DDR_CMD	DDR_B_DQ_BYTE*	*	CMD2DATA_ISO
DDR_CMD	DDR_B_DQS*	*	CMD2DATA_ISO

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_A_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_A_DQS*	*	*	DDR_DATA_ISO
DDR_B_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_B_DQS*	*	*	DDR_DATA_ISO
DDR_*_DQ_BYTE*	=SAME	*	DDR_DQ2DQ
DDR_A_DQ_BYTE*	DDR_A_DQS*	*	DDR_DQ2DQS
DDR_A_DQ_BYTE*	DDR_A_DQ_BYTE*	*	DDR_BL2BL
DDR_B_DQ_BYTE*	DDR_B_DQS*	*	DDR_DQ2DQS
DDR_B_DQ_BYTE*	DDR_B_DQ_BYTE*	*	DDR_BL2BL
DDR_A_*	DDR_B_*	*	DDR_CH2CH

Note (1):  
Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):  
Intel suggests 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with differ rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

See Note (3)

See Note (1)

See Note (3)

See Note (1)

See Note (2)

Note (3):

In order for the constraints DDR\_\*\_DQ\_BYTE\* to =SAME to mean out over DDR\_{A,B}\_DQ\_BYTE\* to DDR\_{A,B}\_DQ\_BYTE\* so that the small intra-bytelane spacing is used, the spacing rule DDR\_DQ2DQ must have a weight greater than DDR\_BL2BL.

DDR3

Electrical Constraint Set	Physical	Spacing		
Channel A				
E990	DDR_A_CLK0	DDR_CLK_PHY	MEM A CLK P<1..0>	12 29
E990	DDR_A_CLK0	DDR_CLK_PHY	MEM A CLK N<1..0>	12 29
E990	DDR_A_CLK1	DDR_CLK_PHY	MEM A CLK P<3..2>	12 30
E990	DDR_A_CLK1	DDR_CLK_PHY	MEM A CLK N<3..2>	12 30
E990	DDR_A_CTRL0	DDR_CTRL_PHY	MEM A CKE<1..0>	12 29
E990	DDR_A_CTRL0	DDR_CTRL_PHY	MEM A CS L<1..0>	12 29
E990	DDR_A_CTRL0	DDR_CTRL_PHY	MEM A ODT<1..0>	12 29
E990	DDR_A_CTRL1	DDR_CTRL_PHY	MEM A CKE<3..2>	12 30
E990	DDR_A_CTRL1	DDR_CTRL_PHY	MEM A CS L<3..2>	12 30
E990	DDR_A_CTRL1	DDR_CTRL_PHY	MEM A ODT<3..2>	12 30
E990	DDR_A_CMD	DDR_CMD_PHY	MEM A A<15..0>	12 29 30
E990	DDR_A_CMD	DDR_CMD_PHY	MEM A BA<2..0>	12 29 30
E990	DDR_A_CMD	DDR_CMD_PHY	MEM A BAS L	12 29 30
E990	DDR_A_CMD	DDR_CMD_PHY	MEM A CAS L	12 29 30
E990	DDR_A_CMD	DDR_CMD_PHY	MEM A WE L	12 29 30
E990	DDR_A_DQ_BVTR0	DDR_DQ_PHY	MEM A DQ<7..0>	12 33
E990	DDR_A_DQ_BVTR1	DDR_DQ_PHY	MEM A DQ<15..8>	12 33
E990	DDR_A_DQ_BVTR2	DDR_DQ_PHY	MEM A DQ<23..16>	12 33
E990	DDR_A_DQ_BVTR3	DDR_DQ_PHY	MEM A DQ<31..24>	12 33
E990	DDR_A_DQ_BVTR4	DDR_DQ_PHY	MEM A DQ<39..32>	12 33
E990	DDR_A_DQ_BVTR5	DDR_DQ_PHY	MEM A DQ<47..40>	12 33
E990	DDR_A_DQ_BVTR6	DDR_DQ_PHY	MEM A DQ<55..48>	12 33
E990	DDR_A_DQ_BVTR7	DDR_DQ_PHY	MEM A DQ<63..56>	12 33
E990	DDR_A_DQS0	DDR_DQS_PHY	MEM A DQS P<0>	12 33
E990	DDR_A_DQS0	DDR_DQS_PHY	MEM A DQS N<0>	12 33
E990	DDR_A_DQS1	DDR_DQS_PHY	MEM A DQS P<1>	12 33
E990	DDR_A_DQS1	DDR_DQS_PHY	MEM A DQS N<1>	12 33
E990	DDR_A_DQS2	DDR_DQS_PHY	MEM A DQS P<2>	12 33
E990	DDR_A_DQS2	DDR_DQS_PHY	MEM A DQS N<2>	12 33
E990	DDR_A_DQS3	DDR_DQS_PHY	MEM A DQS P<3>	12 33
E990	DDR_A_DQS3	DDR_DQS_PHY	MEM A DQS N<3>	12 33
E990	DDR_A_DQS4	DDR_DQS_PHY	MEM A DQS P<4>	12 33
E990	DDR_A_DQS4	DDR_DQS_PHY	MEM A DQS N<4>	12 33
E990	DDR_A_DQS5	DDR_DQS_PHY	MEM A DQS P<5>	12 33
E990	DDR_A_DQS5	DDR_DQS_PHY	MEM A DQS N<5>	12 33
E990	DDR_A_DQS6	DDR_DQS_PHY	MEM A DQS P<6>	12 33
E990	DDR_A_DQS6	DDR_DQS_PHY	MEM A DQS N<6>	12 33
E990	DDR_A_DQS7	DDR_DQS_PHY	MEM A DQS P<7>	12 33
E990	DDR_A_DQS7	DDR_DQS_PHY	MEM A DQS N<7>	12 33
Channel B				
E990	DDR_B_CLK0	DDR_CLK_PHY	MEM B CLK P<1..0>	12 31
E990	DDR_B_CLK0	DDR_CLK_PHY	MEM B CLK N<1..0>	12 31
E990	DDR_B_CLK1	DDR_CLK_PHY	MEM B CLK P<3..2>	12 32
E990	DDR_B_CLK1	DDR_CLK_PHY	MEM B CLK N<3..2>	12 32
E990	DDR_B_CTRL0	DDR_CTRL_PHY	MEM B CKE<1..0>	12 31
E990	DDR_B_CTRL0	DDR_CTRL_PHY	MEM B CS L<1..0>	12 31
E990	DDR_B_CTRL0	DDR_CTRL_PHY	MEM B ODT<1..0>	12 31
E990	DDR_B_CTRL1	DDR_CTRL_PHY	MEM B CKE<3..2>	12 32
E990	DDR_B_CTRL1	DDR_CTRL_PHY	MEM B CS L<3..2>	12 32
E990	DDR_B_CTRL1	DDR_CTRL_PHY	MEM B ODT<3..2>	12 32
E990	DDR_B_CMD	DDR_CMD_PHY	MEM B A<15..0>	12 31 32
E990	DDR_B_CMD	DDR_CMD_PHY	MEM B BA<2..0>	12 31 32
E990	DDR_B_CMD	DDR_CMD_PHY	MEM B BAS L	12 31 32
E990	DDR_B_CMD	DDR_CMD_PHY	MEM B CAS L	12 31 32
E990	DDR_B_CMD	DDR_CMD_PHY	MEM B WE L	12 31 32
E990	DDR_B_DQ_BVTR0	DDR_DQ_PHY	MEM B DQ<7..0>	12 33
E990	DDR_B_DQ_BVTR1	DDR_DQ_PHY	MEM B DQ<15..8>	12 33
E990	DDR_B_DQ_BVTR2	DDR_DQ_PHY	MEM B DQ<23..16>	12 33
E990	DDR_B_DQ_BVTR3	DDR_DQ_PHY	MEM B DQ<31..24>	12 33
E990	DDR_B_DQ_BVTR4	DDR_DQ_PHY	MEM B DQ<39..32>	12 33
E990	DDR_B_DQ_BVTR5	DDR_DQ_PHY	MEM B DQ<47..40>	12 33
E990	DDR_B_DQ_BVTR6	DDR_DQ_PHY	MEM B DQ<55..48>	12 33
E990	DDR_B_DQ_BVTR7	DDR_DQ_PHY	MEM B DQ<63..56>	12 33
E990	DDR_B_DQS0	DDR_DQS_PHY	MEM B DQS P<0>	12 33
E990	DDR_B_DQS0	DDR_DQS_PHY	MEM B DQS N<0>	12 33
E990	DDR_B_DQS1	DDR_DQS_PHY	MEM B DQS P<1>	12 33
E990	DDR_B_DQS1	DDR_DQS_PHY	MEM B DQS N<1>	12 33
E990	DDR_B_DQS2	DDR_DQS_PHY	MEM B DQS P<2>	12 33
E990	DDR_B_DQS2	DDR_DQS_PHY	MEM B DQS N<2>	12 33
E990	DDR_B_DQS3	DDR_DQS_PHY	MEM B DQS P<3>	12 33
E990	DDR_B_DQS3	DDR_DQS_PHY	MEM B DQS N<3>	12 33
E990	DDR_B_DQS4	DDR_DQS_PHY	MEM B DQS P<4>	12 33
E990	DDR_B_DQS4	DDR_DQS_PHY	MEM B DQS N<4>	12 33
E990	DDR_B_DQS5	DDR_DQS_PHY	MEM B DQS P<5>	12 33
E990	DDR_B_DQS5	DDR_DQS_PHY	MEM B DQS N<5>	12 33
E990	DDR_B_DQS6	DDR_DQS_PHY	MEM B DQS P<6>	12 33
E990	DDR_B_DQS6	DDR_DQS_PHY	MEM B DQS N<6>	12 33
E990	DDR_B_DQS7	DDR_DQS_PHY	MEM B DQS P<7>	12 33
E990	DDR_B_DQS7	DDR_DQS_PHY	MEM B DQS N<7>	12 33
Reset				
E990	DDR_SNS	CEU	MEM RESET L	28 29 30 31 32

SYNC MASTER=D8 MLB SYNC DATE=08/27/2012

DDR3 Constraints

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0

BRANCH: prefsb

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 121 OF 144 SHEET: 101 OF 123

PCI EXPRESS

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_80D
CLK_PCIE_PHY	*	PCIE_90D
COMP_PCIE_PHY	*	COMP_SE

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_ISO	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_ISO	*	=4X_DIELECTRIC	?
CLK_PCIE_ISO	*	=5:1_SPACING	?
COMP_PCIE_ISO	*	=4:1_SPACING	?

PCIe Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
4.2.1	80	85	16	15.75	PCIe Gen2, PCIe Gen3, DMI

PCIe and DMI Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
4-5	50	50	15	15.75	PCIe. Impedance inferred from Table 4-7. DMI. Numbers based on Intel stack-up.
4-7	50	50	8	15.75	

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO
CLK_PCIE	*	*	CLK_PCIE_ISO
COMP_PCIE	*	*	COMP_PCIE_ISO

PCIe (PCH)

Electrical Constraint Set	Physical	Spacing	
<b>x1 AirPort</b>			
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE AP R2D P
PCIE_GEN2_R2D_CONN_BP	PCIE_PHY	PCIE	PCIE AP R2D N
PCIE_GEN2_R2D_CONN_CP	PCIE_PHY	PCIE	PCIE AP R2D C P
PCIE_GEN2_R2D_CONN_DP	PCIE_PHY	PCIE	PCIE AP R2D C N
PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE	PCIE AP D2R P
PCIE_GEN2_D2R_CONN_BP	PCIE_PHY	PCIE	PCIE AP D2R N
<b>PCIE REF CLK_CONN</b>			
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M AP P
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M AP N
<b>x1 Caesar IV</b>			
PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D P
PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D N
PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D C P
PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D C N
PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R P
PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R N
PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R C P
PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R C N
<b>PCIE REF CLK</b>			
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M ENET P
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M ENET N

PCIe (PCH - TBT)

Electrical Constraint Set	Physical	Spacing	
<b>x4 Thunderbolt</b>			
PCIE_GEN2_R2D_PINV	PCIE_PHY	PCIE	PCIE TBT R2D P<2>.0>
PCIE_GEN2_R2D_PINV	PCIE_PHY	PCIE	PCIE TBT R2D N<2>.0>
PCIE_GEN2_R2D_PINV	PCIE_PHY	PCIE	PCIE TBT R2D P<3>
PCIE_GEN2_R2D_PINV	PCIE_PHY	PCIE	PCIE TBT R2D N<3>
PCIE_GEN2_R2D_PINV	PCIE_PHY	PCIE	PCIE TBT R2D C P<3>.0>
PCIE_GEN2_R2D_PINV	PCIE_PHY	PCIE	PCIE TBT R2D C N<3>.0>
PCIE_GEN2_D2R_PINV	PCIE_PHY	PCIE	PCIE TBT D2R P<3>.0>
PCIE_GEN2_D2R_PINV	PCIE_PHY	PCIE	PCIE TBT D2R N<3>.0>
PCIE_GEN2_D2R_PINV	PCIE_PHY	PCIE	PCIE TBT D2R C P<1>.0>
PCIE_GEN2_D2R_PINV	PCIE_PHY	PCIE	PCIE TBT D2R C N<1>.0>
PCIE_GEN2_D2R_PINV	PCIE_PHY	PCIE	PCIE TBT D2R C P<2>
PCIE_GEN2_D2R_PINV	PCIE_PHY	PCIE	PCIE TBT D2R C N<2>
PCIE_GEN2_D2R_PINV	PCIE_PHY	PCIE	PCIE TBT D2R C P<3>
PCIE_GEN2_D2R_PINV	PCIE_PHY	PCIE	PCIE TBT D2R C N<3>
<b>PCIE REF CLK</b>			
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M TBT P
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M TBT N

PCIe (CPU)

Electrical Constraint Set	Physical	Spacing	
<b>x16 Graphics</b>			
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<15>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<15>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<15>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<15>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<15>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<15>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<15>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<15>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<14>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<14>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<14>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<14>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<14>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<14>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<14>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<14>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<13>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<13>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<13>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<13>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<13>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<13>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<13>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<13>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<12>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<12>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<12>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<12>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<12>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<12>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<12>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<12>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<11>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<11>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<11>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<11>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<11>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<11>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<11>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<11>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D P<10>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D N<10>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C P<10>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C N<10>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<10>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<10>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<10>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<10>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<9>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<9>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<9>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<9>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<9>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<9>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<9>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<9>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D P<8>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D N<8>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C P<8>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C N<8>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<8>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<8>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<8>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<8>

PCIe (CPU)

Electrical Constraint Set	Physical	Spacing	
<b>x16 Graphics</b>			
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D P<7>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D N<7>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C P<7>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C N<7>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<7>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<7>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<7>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<7>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D P<6>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D N<6>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C P<6>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C N<6>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<6>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<6>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<6>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<6>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D P<5>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D N<5>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C P<5>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C N<5>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<5>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<5>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<5>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<5>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<4>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<4>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<4>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<4>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<4>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<4>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<4>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<4>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D P<3>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D N<3>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C P<3>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C N<3>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<3>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<3>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<3>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<3>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D P<2>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D N<2>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C P<2>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C N<2>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<2>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<2>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<2>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<2>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D P<1>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D N<1>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C P<1>
PCIE_GEN3_R2D_PINV	PCIE_PHY	PCIE	PEG R2D C N<1>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<1>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<1>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<1>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<1>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<0>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<0>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<0>
PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<0>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R P<0>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R N<0>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C P<0>
PCIE_GEN3_D2R_PINV	PCIE_PHY	PCIE	PEG D2R C N<0>
<b>CPU PCIe Clocks</b>			
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PEG CLK100M P
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PEG CLK100M N
<b>CPU PCIe Compensation</b>			
COMP_PCIE_PHY	COMP_PCIE	COMP_PCIE	CPU PEG COMP

SYNC MASTER=D8 MLB SYNC DATE=02/06/2012

CPU PCIe Constraints

Apple Inc.

DRAWING NUMBER: 051-9505

REVISION: 8.0.0

BRANCH: prefsb

PAGE: 122 OF 144

SHEET: 102 OF 123

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DMI

DMI-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: DMI\_85D, \*, =85\_OHM\_DIFF, =85\_OHM\_DIFF, =85\_OHM\_DIFF, =85\_OHM\_DIFF, =85\_OHM\_DIFF, =85\_OHM\_DIFF.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Row 1: DMI\_PHY, \*, DMI\_85D.

CPU Misc / FDI

CPU-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: CPU\_50S, \*, =50\_OHM\_SE, =50\_OHM\_SE, =50\_OHM\_SE, =50\_OHM\_SE, =STANDARD, =STANDARD.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Row 1: CPU\_PHY, \*, CPU\_50S.

CPU-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: CPU\_ISO, \*, =3:1\_SPACING, ?.

FDI Compensation Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table with 6 columns: Table, Trace, Design, Iso, Design, Comments. Row 1: 6-4, 10, 11.81, -, 15.75, Using PCIe guidelines.

Constraints

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row 1: CPU, \*, \*, CPU\_ISO.

XDP

XDP-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: XDP\_50S, \*, =50\_OHM\_SE, =50\_OHM\_SE, =50\_OHM\_SE, =50\_OHM\_SE, =STANDARD, =STANDARD.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Row 1: XDP\_PHY, \*, XDP\_50S.

XDP-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: XDP\_ISO, \*, =2:1\_SPACING, ?.

Desktop Debug Design Guide (Intel Doc# 430883)

Table with 6 columns: Section, Imp, Design, Iso, Design, Comments. Row 1: 1.5, 45-65, 50, -, 15.75, Isolation is for JTAG clocks. All signals default are 50 Ohm SE.

Constraints

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row 1: XDP, \*, \*, XDP\_ISO.

DMI

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include DMI N2S, DMI S2N, DMI CLK100M CPU P, DMI CLK100M CPU N, DMI Compensation.

CPU Misc.

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include CPU SKTOCC L, CPU PROC SEL, CPU CATER L, CPU Peci, CPU PROCHOT L, CPU PROCHOT R L, CPU THRMTRIP L, CPU RESET L, PLT RESET LS1V05 L, PM SYNC, CPU PWRGD, PM MEM PWRGD, PM MEM PWRGD R, CPU MEM RESET L.

FDI

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Row 1: FDI Compensation, COMP\_FDI\_PHY, COMP\_FDI, CPU\_FDI\_COMP10.

XDP

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include XDP MISC, XDP BPM L, XDP BPM L<7..0>, CPU CFG<17..16>, CPU CFG<11..0>, XDP DBRESET L, XDP CPU PWRGD, XDP CPU PWRBTN L, XDP CPU CFG<0>, XDP VR\_READY, XDP CPU PLTRST L, XDP PCH PWRGD, XDP PCH PWRBTN L, XDP PCH PLTRST L, ITPCPU CLK100M P, ITPCPU CLK100M N, ITPXDP CLK100M P, ITPXDP CLK100M N, XDP CPU CLK100M P, XDP CPU CLK100M N, XDP CPU TCK, XDP CPU TMS, XDP CPU TDI, XDP CPU TDO, XDP CPU TRST L, XDP CPU PRDY L, XDP CPU\_PREQ L, XDP PCH TCK, XDP PCH TMS, XDP PCH TDI, XDP PCH TDO.

Chipset Test Interface

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include OBS PCH Side, XDP PCH\_OBS, XDP\_PCH\_OBS, XDP\_PCH\_OBS, USB\_EXTA\_OC\_R\_L, USB\_EXTB\_OC\_R\_L, USB\_EXTC\_OC\_R\_L, USB\_EXTD\_OC\_R\_L, USB\_EXTE\_OC\_R\_L, USB\_EXTF\_OC\_R\_L, USB\_EXTG\_OC\_R\_L, USB\_EXTH\_OC\_R\_L, USB\_EXTI\_OC\_R\_L, USB\_EXTJ\_OC\_R\_L, USB\_EXTK\_OC\_R\_L, USB\_EXTL\_OC\_R\_L, USB\_EXTM\_OC\_R\_L, USB\_EXTN\_OC\_R\_L, USB\_EXTO\_OC\_R\_L, USB\_EXTP\_OC\_R\_L, USB\_EXTQ\_OC\_R\_L, USB\_EXTR\_OC\_R\_L, USB\_EXTS\_OC\_R\_L, USB\_EXTT\_OC\_R\_L, USB\_EXTV\_OC\_R\_L, USB\_EXTW\_OC\_R\_L, USB\_EXTX\_OC\_R\_L, USB\_EXTY\_OC\_R\_L, USB\_EXTZ\_OC\_R\_L, XDP\_DA0\_USB\_EXTA\_OC\_L, XDP\_DA1\_USB\_EXTB\_OC\_L, XDP\_DA2\_USB\_EXTC\_OC\_L, XDP\_DA3\_USB\_EXTD\_OC\_L, XDP\_DB0\_USB\_EXTE\_OC\_EHCI\_L, XDP\_DB1\_USB\_EXTF\_OC\_EHCI\_L, XDP\_DB2\_AP\_PWR\_EN, XDP\_DB3\_SDCONN\_STATE\_CHANGE, XDP\_FC1\_TBT\_CIO\_PLUG\_EVENT, XDP\_DC0\_ISOLATE\_CPU\_MEM\_L, XDP\_DC1\_GPU\_GOOD, XDP\_DC2\_DP\_AUXCH\_ISOL, XDP\_DC3\_SATARDVR\_EN, XDP\_DD0\_DP\_TBT\_SEL, XDP\_DD1\_JTAG\_TCK, XDP\_DD2\_AUD\_IPHS\_SWITCH\_EN\_PCH, XDP\_DD3\_ENET\_LOW\_PWR\_PCH, XDP\_FC0\_PCH\_GPI015, Standard usage branch off from OBS, USB\_EXTA\_OC\_L, USB\_EXTB\_OC\_L, USB\_EXTC\_OC\_L, USB\_EXTD\_OC\_L, USB\_EXTE\_OC\_EHCI\_L, USB\_EXTF\_OC\_EHCI\_L, AP\_PWR\_EN, SDCONN\_STATE\_CHANGE, TBT\_CIO\_PLUG\_EVENT, ISOLATE\_CPU\_MEM\_L, GPU\_GOOD, DP\_AUXCH\_ISOL, SATARDVR\_EN, DP\_TBT\_SEL, JTAG\_TBT\_TCK, JTAG\_TBT\_TCK\_ISOL, AUD\_IPHS\_SWITCH\_EN\_PCH, ENET\_LOW\_PWR\_PCH, DP\_AUXCH\_ISOL\_EN.

Apple Inc. logo and text: SYNC MASTER=D8 MLB, SYNC DATE=08/27/2012, CPU MISC/DMI/FDI/XDP Constraints, DRAWING NUMBER 051-9505, REVISION 8.0.0, BRANCH prefsb, PAGE 123 OF 144, SHEET 103 OF 123.

SATA

SATA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SATA_PHY	*	SATA_90D
COMP_SATA_PHY	*	SATA_50S

SATA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ISO	*	=7.2X_DIELECTRIC	?
COMP_SATA_ISO	*	=5.4X_DIELECTRIC	?

SATA Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
15.2.1	90	95	20	23.62	SATA Gen2, SATA Gen3

SATA Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
15-3	50	50	15	15.75	SATA Gen2, SATA Gen3

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA	*	*	SATA_ISO
COMP_SATA	*	*	COMP_SATA_ISO

SATA

Electrical Constraint Set	Physical	Spacing
PCH SATA Port 0 (HDD)		
E820	SATA_R2D	SATA HDD E2D P
E821	SATA_R2D	SATA HDD E2D N
E822	SATA_R2D	SATA HDD E2D C P
E823	SATA_R2D	SATA HDD E2D C N
E824	SATA_D2R	SATA HDD D2R P
E825	SATA_D2R	SATA HDD D2R N
E826	SATA_D2R	SATA HDD D2R C P
E827	SATA_D2R	SATA HDD D2R C N
PCH SATA Port 1 (SSD)		
E828	SATA_R2D_MIX_SSD	SATA SSD E2D P
E829	SATA_R2D_MIX_SSD	SATA SSD E2D N
PCH SATA Compensation		
E100	COMP_SATA_PHY	COMP_SATA PCH_SATA1COMP
E101	COMP_SATA_PHY	COMP_SATA PCH_SATA3COMP
E102	COMP_SATA_PHY	COMP_SATA PCH_SATA3RBIAS

Unused

Electrical Constraint Set	Physical	Spacing

SYNC MASTER=D8\_MLB SYNC DATE=08/27/2012

**SATA/FDI/XDP Constraints**

Apple Inc.

051-9505 D

8.0.0

prefsb

124 OF 144

104 OF 123

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCH_ISO	*	=6.5X_DIELECTRIC	?	CLK_PCH	*	*	CLK_PCH_ISO
COMP_PCH_ISO	*	=2:1_SPACING	?	COMP_PCH	*	*	COMP_PCH_ISO
PCH_ISO	*	=3:1_SPACING	?	PCH	*	*	PCH_ISO

PCI

PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCI_ISO	*	=3.6X_DIELECTRIC	?	CLK_PCI	*	*	CLK_PCI_ISO

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LPC_ISO	*	=1.5:1_SPACING	?	LPC	*	*	LPC_ISO
CLK_LPC_ISO	*	=3.6X_DIELECTRIC	?	CLK_LPC	*	*	CLK_LPC_ISO

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA_ISO	*	=2X_DIELECTRIC	?	HDA	*	*	HDA_ISO

Crystal

Crystal-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XTAL_ISO	*	=4X_DIELECTRIC	?	XTAL	*	*	XTAL_ISO

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI_ISO	*	=2X_DIELECTRIC	?	SPI	*	*	SPI_ISO

PCI

Electrical Constraint Set	Physical	Spacing		
PCI Clock				
EB9D	CLK_PCH_50S	CLK_PCH	PCH_CLK33M_PCIIN	18 26
EB9D	CLK_PCH_50S	CLK_PCH	PCH_CLK33M_PCIOUT	20 26

LPC

Electrical Constraint Set	Physical	Spacing		
LPC				
EB9D	LPC_50S	LPC	LPC_AD<3..0>	18 47 49
EB9D	LPC_50S	LPC	LPC_R_AD<3..0>	18
EB9D	LPC_50S	LPC	LPC_FRAME_L	18 47 49
EB9D	LPC_50S	LPC	LFRAME_L	18
LPC Clocks				
EB9D	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS	26 49
EB9D	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS_R	20 26
EB9D	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC	26 47
EB9D	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R	20 26

PCH Clocks

Electrical Constraint Set	Physical	Spacing		
PCH Reference Clock				
EB9D	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_SB	26
EB9D	CLK_PCH_50S	CLK_PCH	PCH_CLK25M_XTALIN	18 26
PCH Ref Clock Comp				
EB9D	PCH_50S	COMP_PCH	PCH_XCLK_RCOMP	18
PCH RTC 32K				
EB9D	CLK_XTAL	XTAL	PCH_CLK32K_RTCX1	18 26
EB9D	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2	18 26
EB9D	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R	26
SMC 32K				
EB9D	CLK_PCH_50S	CLK_PCH	PM_CLK32K_SUSCLK_R	19 48
EB9D	CLK_PCH_50S	CLK_PCH	SMC_CLK32K	47 48

25 Mhz Reference Clocks

Electrical Constraint Set	Physical	Spacing		
25M Reference Crystal				
EB9D	CLK_XTAL	XTAL	SYSCLK_CLK25M_X1	26
EB9D	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2	26
EB9D	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2_R	26
25M Reference Clocks				
EB9D	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_ENET	26 39
EB9D	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_ENET_R	26
EB9D	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_TBT	26 36
EB9D	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_TBT_R	36

HDA

Electrical Constraint Set	Physical	Spacing		
HDA				
EB9D	HDA_50S	HDA	HDA_BIT_CLK	18 56
EB9D	HDA_50S	HDA	HDA_BIT_CLK_R	18
EB9D	HDA_50S	HDA	HDA_RST_L	18 56
EB9D	HDA_50S	HDA	HDA_RST_R_L	18
EB9D	HDA_50S	HDA	HDA_SDOUT	18 56
EB9D	HDA_50S	HDA	HDA_SDOUT_R	18 56
EB9D	HDA_50S	HDA	HDA_SYNC	15 18 56
EB9D	HDA_50S	HDA	HDA_SYNC_R	18
EB9D	HDA_50S	HDA	HDA_SYNC_R	18
EB9D	HDA_50S	HDA	HDA_SDIN0	18 56
EB9D	HDA_50S	HDA	AUD_SDI_R	56
EB9D	HDA_50S	HDA	SPI_DESCRIPTOR_OVERRIDE_R	15
SPDIF				
EB9D	HDA	HDA	AUD_SPDIF_CHIP	56
EB9D	HDA	HDA	AUD_SPDIF_OUT	56 60

SPI Bootrom

Electrical Constraint Set	Physical	Spacing		
SPI ROM				
EB9D	SPI_50S	SPI	SPI_CLK_R	18 49
EB9D	SPI_50S	SPI	SPI_CLK	49
EB9D	SPI_50S	SPI	SPI_ALT_CLK	49
EB9D	SPI_50S	SPI	SPI_SMC_CLK	47 48
EB9D	SPI_50S	SPI	SPI_MLB_CLK	48 49
EB9D	SPI_50S	SPI	SPI_CS0_R_L	18 49
EB9D	SPI_50S	SPI	SPI_CS0_L	49
EB9D	SPI_50S	SPI	SPI_ALT_CS_L	49
EB9D	SPI_50S	SPI	SPI_SMC_CS_L	47 48
EB9D	SPI_50S	SPI	SPI_MLB_CS_L	48 49
EB9D	SPI_50S	SPI	SPI_MOSI_R	18 49
EB9D	SPI_50S	SPI	SPI_MOSI	49
EB9D	SPI_50S	SPI	SPI_ALT_MOSI	49
EB9D	SPI_50S	SPI	SPI_SMC_MOSI	47 48
EB9D	SPI_50S	SPI	SPI_MLB_MOSI	48 49
EB9D	SPI_50S	SPI	SPI_MISO	18 49
EB9D	SPI_50S	SPI	SPI_ALT_MISO	49
EB9D	SPI_50S	SPI	SPI_SMC_MISO	47 48
EB9D	SPI_50S	SPI	SPI_MLB_MISO	48 49
EB9D	SPI_50S	SPI	SPIROM_USE_MLB	21 49

SYNC MASTER=D8\_MLB SYNC DATE=08/27/2012

PAGE TITLE: PCH and BR Constraints

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0

BRANCH: prefsb

PAGE: 125 OF 144

SHEET: 105 OF 123

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

USB

USB-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
USB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB2_PHY	*	USB_90D
USB3_PHY	*	USB_85D
USB_HUB_PHY	*	USB_50S

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Comments
12.2.1	90	90	12/2.8 mils = 4.29:1	USB 2.0
13.3.1	85	85	20/2.8 mils = 7.14:1	USB 3.0
			50/2.8 mils = 17.9:1	USB 2.0/3.0

SMSC Hub Application Note 15.17

Single-ended impedance range from 45-80 ohm is acceptable

USB 2.0 Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2_ISO	*	=4.4X_DIELECTRIC	?
USB2_ISO	TOP,BOTTOM	=4.4X_DIELECTRIC	?
USB2_CLK_ISO	*	=18X_DIELECTRIC	?
USB2_CLK_ISO	TOP,BOTTOM	=18X_DIELECTRIC	?
USB_HUB_ISO	*	=2:1_SPACING	?

USB 3.0 Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_ISO	*	=7.3X_DIELECTRIC	?
USB3_ISO	TOP,BOTTOM	=7.3X_DIELECTRIC	?
USB3_CLK_ISO	*	=18X_DIELECTRIC	?
USB3_CLK_ISO	TOP,BOTTOM	=18X_DIELECTRIC	?
USB3_USB3_ISO	*	=7.3X_DIELECTRIC	?
USB3_USB3_ISO	TOP,BOTTOM	=7.3X_DIELECTRIC	?
USB3_USB3_ISO	ISL10	=5X_DIELECTRIC	?

USB 2.0 Spacing Rules

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB2	*	*	USB2_ISO
USB2	*CLK*	*	USB2_CLK_ISO
USB2	DISPLAYPORT	*	USB2_CLK_ISO
USB2	*TBT*	*	USB2_CLK_ISO
USB2	*ENET*	*	USB2_CLK_ISO
USB2	*SD*	*	USB2_CLK_ISO
USB3	PCIE	*	USB3_CLK_ISO
USB3	SATA	*	USB3_CLK_ISO
USB_HUB	*	*	USB_HUB_ISO

USB 3.0 Spacing Rules

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3	*	*	USB3_ISO
USB3	*CLK*	*	USB3_CLK_ISO
USB3	DISPLAYPORT	*	USB3_CLK_ISO
USB3	*TBT*	*	USB3_CLK_ISO
USB3	*ENET*	*	USB3_CLK_ISO
USB3	*SD*	*	USB3_CLK_ISO
USB3	PCIE	*	USB3_CLK_ISO
USB3	SATA	*	USB3_CLK_ISO
USB3	USB3	*	USB3_USB3_ISO

CAMERA CONTROLLER

Camera Controller's SMIA Interface & MISC. Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMIA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CAM_SE	*	Y	0.2 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMIA_DIFF_PHY	*	SMIA_100D
CAM_PHY	*	CAM_SE

Camera Controller's SMIA Interface & MISC. Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMIA_DIFF_ISO	*	=6:1_SPACING	?
SMIA_DIFF2DIFF	*	=3:1_SPACING	?
CAM_ISO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMIA_DIFF	*	*	SMIA_DIFF_ISO
SMIA_DIFF	SMIA_DIFF	*	SMIA_DIFF2DIFF
CAM	*	*	CAM_ISO

USB 3.0 and USB 2.0 Trixies Muxing

Electrical Constraint Set	Physical	Spacing	
External Port A (J4600)			
R899	USB3_RX_CONN	USB3_PHY	USB3_EXTX_RX_P 45
R900	USB3_RX_CONN	USB3_PHY	USB3_EXTX_RX_N 45
R897	USB3_RX_CONN	USB3_PHY	USB3_EXTX_RX_F_P 20 45
R898	USB3_RX_CONN	USB3_PHY	USB3_EXTX_RX_F_N 20 45
R901	USB3_TX_CONN	USB3_PHY	USB3_EXTX_TX_P 45
R902	USB3_TX_CONN	USB3_PHY	USB3_EXTX_TX_N 45
R895	USB3_TX_CONN	USB3_PHY	USB3_EXTX_TX_F_P 45
R896	USB3_TX_CONN	USB3_PHY	USB3_EXTX_TX_F_N 45
R903	USB2_MIXED_MIXO_CONN	USB2_PHY	USB_PCH_0_P 20 45
R904	USB2_MIXED_MIXO_CONN	USB2_PHY	USB_PCH_0_N 20 45
R905	USB2_MIXED_MIXO_CONN	USB2_PHY	USB2_EXTX_MIXED_P 45
R906	USB2_MIXED_MIXO_CONN	USB2_PHY	USB2_EXTX_MIXED_N 45
R907	USB2_MIXED_MIXO_CONN	USB2_PHY	USB2_EXTX_MIXED_F_P 45
R908	USB2_MIXED_MIXO_CONN	USB2_PHY	USB2_EXTX_MIXED_F_N 45
External Port B (J4610)			
R909	USB3_RX_CONN	USB3_PHY	USB3_EXTB_RX_P 45
R910	USB3_RX_CONN	USB3_PHY	USB3_EXTB_RX_N 45
R908	USB3_RX_CONN	USB3_PHY	USB3_EXTB_RX_F_P 20 45
R909	USB3_RX_CONN	USB3_PHY	USB3_EXTB_RX_F_N 20 45
R911	USB3_TX_CONN	USB3_PHY	USB3_EXTB_TX_P 45
R912	USB3_TX_CONN	USB3_PHY	USB3_EXTB_TX_N 45
R913	USB3_TX_CONN	USB3_PHY	USB3_EXTB_TX_F_P 45
R914	USB3_TX_CONN	USB3_PHY	USB3_EXTB_TX_F_N 45
R915	USB2_MIXED_CONN	USB2_PHY	USB3_EXTB_TX_C_P 45
R916	USB2_MIXED_CONN	USB2_PHY	USB3_EXTB_TX_C_N 45
R917	USB2_MIXED_CONN	USB2_PHY	USB_PCH_1_P 20 45
R918	USB2_MIXED_CONN	USB2_PHY	USB_PCH_1_N 20 45
R919	USB2_MIXED_CONN	USB2_PHY	USB_PCH_9_P 20 45
R920	USB2_MIXED_CONN	USB2_PHY	USB_PCH_9_N 20 45
R921	USB2_MIXED_CONN	USB2_PHY	USB2_EXTB_MIXED_P 45
R922	USB2_MIXED_CONN	USB2_PHY	USB2_EXTB_MIXED_N 45
R923	USB2_MIXED_CONN	USB2_PHY	USB2_EXTB_MIXED_F_P 45
R924	USB2_MIXED_CONN	USB2_PHY	USB2_EXTB_MIXED_F_N 45
External Port C (J4700)			
R925	USB3_RX_CONN	USB3_PHY	USB3_EXTC_RX_P 46
R926	USB3_RX_CONN	USB3_PHY	USB3_EXTC_RX_N 46
R927	USB3_RX_CONN	USB3_PHY	USB3_EXTC_RX_F_P 20 46
R928	USB3_RX_CONN	USB3_PHY	USB3_EXTC_RX_F_N 20 46
R929	USB3_TX_CONN	USB3_PHY	USB3_EXTC_TX_P 46
R930	USB3_TX_CONN	USB3_PHY	USB3_EXTC_TX_N 46
R931	USB3_TX_CONN	USB3_PHY	USB3_EXTC_TX_F_P 46
R932	USB3_TX_CONN	USB3_PHY	USB3_EXTC_TX_F_N 46
R933	USB3_TX_CONN	USB3_PHY	USB3_EXTC_TX_C_P 46
R934	USB3_TX_CONN	USB3_PHY	USB3_EXTC_TX_C_N 46
R935	USB2_CONN	USB2_PHY	USB_PCH_2_P 20 46
R936	USB2_CONN	USB2_PHY	USB_PCH_2_N 20 46
R937	USB2_CONN	USB2_PHY	USB2_EXTC_F_P 46
R938	USB2_CONN	USB2_PHY	USB2_EXTC_F_N 46
External Port D (J4710)			
R939	USB3_RX_CONN	USB3_PHY	USB3_EXTD_RX_P 46
R940	USB3_RX_CONN	USB3_PHY	USB3_EXTD_RX_N 46
R941	USB3_RX_CONN	USB3_PHY	USB3_EXTD_RX_F_P 20 46
R942	USB3_RX_CONN	USB3_PHY	USB3_EXTD_RX_F_N 20 46
R943	USB3_TX_CONN	USB3_PHY	USB3_EXTD_TX_P 46
R944	USB3_TX_CONN	USB3_PHY	USB3_EXTD_TX_N 46
R945	USB3_TX_CONN	USB3_PHY	USB3_EXTD_TX_F_P 46
R946	USB3_TX_CONN	USB3_PHY	USB3_EXTD_TX_F_N 46
R947	USB3_TX_CONN	USB3_PHY	USB3_EXTD_TX_C_P 46
R948	USB3_TX_CONN	USB3_PHY	USB3_EXTD_TX_C_N 46
R949	USB2_MIXED_CONN	USB2_PHY	USB_PCH_3_P 20 46
R950	USB2_MIXED_CONN	USB2_PHY	USB_PCH_3_N 20 46
R951	USB2_MIXED_CONN	USB2_PHY	USB_PCH_10_P 20 46
R952	USB2_MIXED_CONN	USB2_PHY	USB_PCH_10_N 20 46
R953	USB2_MIXED_CONN	USB2_PHY	USB2_EXTD_MIXED_P 46
R954	USB2_MIXED_CONN	USB2_PHY	USB2_EXTD_MIXED_N 46
R955	USB2_MIXED_CONN	USB2_PHY	USB2_EXTD_MIXED_F_P 46
R956	USB2_MIXED_CONN	USB2_PHY	USB2_EXTD_MIXED_F_N 46
Camera (U4200)			
R957	USB2_CONN_INT	USB2_PHY	USB_CAMERA_P 42
R958	USB2_CONN_INT	USB2_PHY	USB_CAMERA_N 42
PCH USB Compensation			
R959	PCH_50S	COMP_PCH	PCH_USB_RBIAIS 20

Electrical Constraint Set	Physical	Spacing	Voltage
Camera Controller Local Ground			
R959	GND_PHY	GND	0V CAM_AGND 42
R960	GND_PHY	GND	0V CAM_P1L_GND 42

USB Hub

Electrical Constraint Set	Physical	Spacing	
USB 2.0 Hub			
R961	USB2_HUB_PCH	USB2_PHY	USB_PCH_7_P 20 27
R962	USB2_HUB_PCH	USB2_PHY	USB_PCH_7_N 20 27
R963	USB2_HUB_RT	USB2_PHY	USB_RT_P 27 35
R964	USB2_HUB_RT	USB2_PHY	USB_RT_N 27 35
R965	USB2_HUB_RT	USB2_PHY	USB_RT_MUX_P 35
R966	USB2_HUB_RT	USB2_PHY	USB_RT_MUX_N 35
R967	USB_HUB_PHY	USB_HUB	USB_HUB_2P 27
R968	USB_HUB_PHY	USB_HUB	USB_HUB_2N 27
USB 2.0 Hub Misc.			
R969	USB_HUB_PHY	USB_HUB	USB_HUB_RESET_L 27
R970	USB_HUB_PHY	USB_HUB	USB_HUB_VBUS_DET 27
R971	USB_HUB_PHY	USB_HUB	USB_HUB_NON_REMO 27
R972	USB_HUB_PHY	USB_HUB	USB_HUB_NON_REM0 27
R973	USB_HUB_PHY	USB_HUB	USB_HUB_HS_IND 27
USB 2.0 Hub Compensation			
R974	PCH_50S	COMP_PCH	USB_HUB_RBIAIS 27
USB 2.0 Hub Crystal			
R975	CLK_XTAL	XTAL	USB_HUB_XTAL1 27
R976	CLK_XTAL	XTAL	USB_HUB_XTAL2 27
R977	CLK_XTAL	XTAL	USB_HUB_XTAL2_R 27

Camera Controller

Electrical Constraint Set	Physical	Spacing	
SMIA			
R978	SMIA_DATA	SMIA_DIFF_PHY	SMIA_DATA_P 42
R979	SMIA_DATA	SMIA_DIFF_PHY	SMIA_DATA_N 42
R980	SMIA_CLK	SMIA_DIFF_PHY	SMIA_CLK_P 42
R981	SMIA_CLK	SMIA_DIFF_PHY	SMIA_CLK_N 42
MISC			
R982	SPT_50S	SPT	CAM_SF_CLK 42
R983	SPT_50S	SPT	CAM_SF_CLK_R 42
R984	SPT_50S	SPT	CAM_SF_DIN 42
R985	SPT_50S	SPT	CAM_SF_DIN_R 42
R986	SPT_50S	SPT	CAM_SF_CS_L 42
R987	SPT_50S	SPT	CAM_SF_WP_L 42
R988	SPT_50S	SPT	CAM_SF_DOUT 42
R989	SPT_50S	SPT	CAM_SF_DOUT_R 42
R990	SPT_50S	SPT	CAM_SF_HOLD_L 42
R991	CAM_PHY	CAM	CAM_USB_VRES 42
R992	CAM_PHY	CAM	MIPI_RESISTOR 42
R993	PM	PM	CAM_EXT_BOOT_L 43
R994	PM	PM	PCH_CAM_EXT_BOOT_R_L 21 43
R995	PM	PM	CAM_P1V2_RST_HOLDOFF 43
R996	PM	PM	CAM_P1V2_RST_HOLDOFF_L 43
I2C			
R997	SMB_PHY	SMB	I2C_CAMSENSOR_SDA 42
R998	SMB_PHY	SMB	I2C_CAMSENSOR_SCL 42
R999	SMB_PHY	SMB	SMB_ALS_F_SDA 42
R1000	SMB_PHY	SMB	SMB_ALS_F_SCL 42
Camera Controller Crystal			
R1001	CLK_XTAL	XTAL	CAM_XTAL_IN 42
R1002	CLK_XTAL	XTAL	CAM_XTAL_OUT 42
R1003	CLK_XTAL	XTAL	CAM_XTAL_OUT_R 42

SYNC MASTER=D8 MLB SYNC DATE=08/27/2012

USB/Camera Constraints

Apple Inc.

DRAWING NUMBER: 051-9505  
REVISION: 8.0.0  
BRANCH: prefsb

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE 126 OF 144  
SHEET 106 OF 123

SMBus

SMBus-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_PHY	*	SMB_55S

SMBus-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB_ISO	*	=2x_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SMB_ISO

Sensor

Sensor-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
SNS_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_DIFF_PHY	*	1:1_DIFFPAIR
SNS_PHY	*	SNS_50S

Sensor-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SENSE	*	*	SENSE_ISO
SENSE	POWER	*	PWR_P2MM
SENSE	GND	*	GND_P2MM

D

D

C


C

B

B

A

A

SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE <b>SMBus/Sensor Constraints</b>			
 Apple Inc.	DRAWING NUMBER	051-9505	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	prefsb	
	PAGE	127 OF 144	
	SHEET	107 OF 123	

DC-DC

Power-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GND_P3MM	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
GND_P5MM	*	Y	0.500 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
POWER_P3MM	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_P6MM	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_P5MM	*	Y	0.500 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VR_CTL_PHY	*	POWER_P5MM
VR_CTL_PHY	BGA	STANDARD
VR_VID_PHY	*	POWER_50S
POWER_PHY	*	POWER_P6MM
GND_PHY	*	GND_P5MM

Constraints Power and Common

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	POWER_ISO
GND	*	*	GND_ISO

Power-specific Spacing Definitions Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_ISO	*	=STANDARD	?

DC-DC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SWNODE_ISO	*	=8:1_SPACING	1000
SWNODE_SW2SW	*	=1:1_SPACING	?
SWNODE_SW2PWR	*	=2:1_SPACING	?
SWNODE_SW2GND	*	=2:1_SPACING	?
SWNODE_LG2SW	*	=3:1_SPACING	?

DC-DC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL_ISO	*	=3:1_SPACING	?
VR_VID_ISO	*	=4X_DIELECTRIC	?

DC-DC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_SWITCH	*	*	SWNODE_ISO
VR_SWITCH	*	BGA	BGA_P1MM
VR_SWITCH	VR_SWITCH	*	SWNODE_SW2SW
VR_SWITCH	POWER	*	SWNODE_SW2PWR
VR_SWITCH	GND	*	SWNODE_SW2GND
VR_LGATE	*	*	SWNODE_ISO
VR_LGATE	VR_SWITCH	*	SWNODE_LG2SW

DC-DC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CTL	*	*	VR_CTL_ISO
VR_VID	*	*	VR_VID_ISO

CPU VccSA

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
E61	POWER_PHY	POWER	5V		REG VCC U7500
E62	POWER_PHY	POWER	5V		REG PVCC U7500
Local Ground					
E63	GND_PHY	GND	0V		AGND VCCSA0
VCCIO					
E64	POWER_PHY	VR_SWITCH	1.2V	TRUE	REG PHASE VCCSA0
E65	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT VCCSA0
E66	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT VCCSA0 RC
E67	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG UGATE VCCSA0
E68	VR_CTL_PHY	VR_LGATE	1.2V	TRUE	REG LGATE VCCSA0
E69	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG SNUBBER VCCSA0
E70	VR_CTL_PHY	VR_CTL			REG VCCSA0 OCSET
E71	VR_CTL_PHY	VR_CTL			REG VCCSA0 VO
E72		SENSE			SNS CPU VCCSA
E73	VNSNS_CPU VCCSA	SNS_DIFF_PHY	SENSE		SNS VCCSA0_XM_P
E74	VNSNS_CPU VCCSA	SNS_DIFF_PHY	SENSE		SNS VCCSA0_XM_N
E75		SENSE			REG VCCSA0_FB
E76		SENSE			REG VCCSA0 RTN
E77	VR_CTL_PHY	VR_CTL			REG VCCSA0_SREF
E78	VR_CTL_PHY	VR_CTL			REG VCCSA0_FSEL
Output Bus					
E79	POWER_PHY	POWER	0.925V		PPVCCSA_S0

CPU VccIO PCH 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
E81	POWER_PHY	POWER	5V		REG VCC U7400
E82	POWER_PHY	POWER	5V		REG PVCC U7400
Local Ground					
E83	GND_PHY	GND	0V		AGND CPU P1V05S0
1.05V S0					
E84	POWER_PHY	VR_SWITCH	1.2V	TRUE	REG CPU PHASE P1V05S0
E85	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG CPU BOOT P1V05S0
E86	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG CPU BOOT P1V05S0 RC
E87	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG CPU UGATE P1V05S0
E88	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG CPU UGATE P1V05S0 R
E89	VR_CTL_PHY	VR_LGATE	1.2V	TRUE	REG CPU LGATE P1V05S0
E90	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG CPU SNUBBER P1V05S0
E91	VR_CTL_PHY	VR_CTL			REG CPU P1V05S0 OCSET
E92	VR_CTL_PHY	VR_CTL			REG CPU P1V05S0 VO
E93	VNSNS_CPU VCCIO	SNS_DIFF_PHY	SENSE		SNS CPU VCCIO P
E94	VNSNS_CPU VCCIO	SNS_DIFF_PHY	SENSE		SNS CPU VCCIO N
E95		SENSE			SNS CPU P1V05S0_XM_P
E96		SENSE			SNS CPU P1V05S0_XM_N
E97		SENSE			REG CPU P1V05S0_FB
E98		SENSE			REG CPU P1V05S0 RTN
E99	VR_CTL_PHY	VR_CTL			REG CPU P1V05S0_SREF
E100	VR_CTL_PHY	VR_CTL			REG CPU P1V05S0_FSEL
Output Bus					
E101	POWER_PHY	POWER	1.05V		PP1V05_S0_CPU

PCH/GPU/TBT 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
E102	POWER_PHY	POWER	5V		REG VCC U8700
Local Ground					
E103	GND_PHY	GND	0V		P1V05_AGND
1.05V S0					
E104	POWER_PHY	VR_SWITCH	1.2V	TRUE	REG PHASE P1V05S0
E105	POWER_PHY	VR_SWITCH	1.2V	TRUE	REG PHASE P1V05S0 L
E106	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT P1V05S0
E107	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT P1V05S0 RC
E108	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG UGATE P1V05S0
E109	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG UGATE P1V05S0 R
E110	VR_CTL_PHY	VR_LGATE	1.2V	TRUE	REG LGATE P1V05S0
E111	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG SNUBBER P1V05S0
E112	VR_CTL_PHY	VR_CTL			REG P1V05S0_OCSET
E113	VR_CTL_PHY	VR_CTL			REG P1V05S0_VO
E114	POWER_PHY	VR_SWITCH	1.2V		REG P1V05S0_VO_R
E115	POWER_PHY	VR_SWITCH	1.2V		P1V05_OCSET_R
E116		SENSE			REG P1V05S0_FB
E117		SENSE			REG P1V05S0_RTN
E118	VR_CTL_PHY	VR_CTL			REG P1V05S0_SREF
E119	VR_CTL_PHY	VR_CTL			REG P1V05S0_FSEL
Output Bus					
E120	POWER_PHY	POWER	1.05V		PP1V05_S0_PCH
E121	POWER_PHY	POWER	1.05V		PP1V05_S0
FET Switched					
E122	POWER_PHY	POWER	1.05V		PP1V05_TBTLIC
E123	POWER_PHY	POWER	1.05V		PP1V05_TBTCIO

SYNC MASTER=D8.MLB SYNC DATE=08/27/2012

PAGE TITLE

### VReg Constraints

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0

BRANCH: prefsb

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 128 OF 144

SHEET: 108 OF 123

CPU Core Phases

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
<b>Input Bus</b>						
ES1	POWER_PHY	POWER	1.2V			PP12V_S0_CPUCORE_FLT 66 67 68
ES2	POWER_PHY	POWER	5V			REG_VCC_U7100 66
<b>Local Ground</b>						
ES3	GND_PHY	GND	0V			AGND_CPU 66 67 68
<b>Phase 1</b>						
ES4	POWER_PHY	POWER	1.2V			REG_LVCC_U7210 67
ES5	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_1 66 67
ES6	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_1_R 66
ES7	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUCORE_1 67
ES8	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUCORE_1 67
ES9	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUCORE_1_RC 67
ES10	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUCORE_1 67
ES11	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_CPUCORE_1 67
ES12	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_CPUCORE_1 67
ES13	POWER_PHY	POWER	1.1V			PPCPUCORE_S0_SENSE_1 67
ES14	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_1_P 66 67
ES15	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_1_N 66 67
ES16						REG_ISENCORE_1_NR 66 67
<b>Phase 2</b>						
ES17	POWER_PHY	POWER	1.2V			REG_LVCC_U7230 67
ES18	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_2 66 67
ES19	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_2_R 66
ES20	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUCORE_2 67
ES21	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUCORE_2 67
ES22	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUCORE_2_RC 67
ES23	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUCORE_2 67
ES24	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_CPUCORE_2 67
ES25	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_CPUCORE_2 67
ES26	POWER_PHY	POWER	1.1V			PPCPUCORE_S0_SENSE_2 67
ES27	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_2_P 66 67
ES28	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_2_N 66 67
ES29						REG_ISENCORE_2_NR 66 67
<b>Phase 3</b>						
ES30	POWER_PHY	POWER	1.2V			REG_LVCC_U7250 67
ES31	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_3 66 67
ES32	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_3_R 66
ES33	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUCORE_3 67
ES34	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUCORE_3 67
ES35	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUCORE_3_RC 67
ES36	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUCORE_3 67
ES37	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_CPUCORE_3 67
ES38	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_CPUCORE_3 67
ES39	POWER_PHY	POWER	1.1V			PPCPUCORE_S0_SENSE_3 67
ES40	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_3_P 66 67
ES41	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_3_N 66 67
ES42						REG_ISENCORE_3_NR 66 67
<b>Phase 4</b>						
ES43	POWER_PHY	POWER	1.2V			REG_LVCC_U7310 68
ES44	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_4 66 68
ES45	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_4_R 66
ES46	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUCORE_4 68
ES47	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUCORE_4 68
ES48	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUCORE_4_RC 68
ES49	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUCORE_4 68
ES50	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_CPUCORE_4 68
ES51	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_CPUCORE_4 68
ES52	POWER_PHY	POWER	1.1V			PPCPUCORE_S0_SENSE_4 68
ES53	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_4_P 66 68
ES54	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_4_N 66 68
ES55						REG_ISENCORE_4_NR 66 68
ES56	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_CORE_XW_P 66
ES57	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_CORE_XW_N 66
ES58	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_CORE_R_P 66
ES59	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_CORE_R_N 66
ES60	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_CPU_VAXG_P 13 66
ES61	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_CPU_VAXG_N 13 66
ES62	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_CPU_VCORE_P 13 66
ES63	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_CPU_VCORE_N 13 66
ES64	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_P1V05_IOVDD_XW_P 99
ES65	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_P1V05_IOVDD_XW_N 99

CPU AXG Phase and Core Controller

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
<b>AXG</b>						
ES66	POWER_PHY	POWER	1.2V			REG_LVCC_U7330 68
ES67	VR_CTL_PHY	VR_CTL				REG_PWM_CPUAXG 66 68
ES68	VR_CTL_PHY	VR_CTL				REG_PWM_CPUAXG_R 66
ES69	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUAXG 68
ES70	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUAXG 68
ES71	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUAXG_RC 68
ES72	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUAXG 68
ES73	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_CPUAXG 68
ES74	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_CPUAXG 68
ES75	POWER_PHY	POWER	1.1V			PPCPUAXG_S0_SENSE 68
ES76	ISNS_CPU_AXG	SNS_DIFF_PHY	SENSE			REG_ISENAXG_P 68
ES77	ISNS_CPU_AXG	SNS_DIFF_PHY	SENSE			REG_ISENAXG_N 68
ES78						REG_ISENAXG_PR 66 68
ES79						REG_ISENAXG_NR 66 68
ES80	ISNS_CPU_AXG	SNS_DIFF_PHY	SENSE			SNS_AXG_R_P 66
ES81	ISNS_CPU_AXG	SNS_DIFF_PHY	SENSE			SNS_AXG_R_N 66
ES82	ISNS_CPU_AXG	SNS_DIFF_PHY	SENSE			SNS_AXG_XW_P 66
ES83	ISNS_CPU_AXG	SNS_DIFF_PHY	SENSE			SNS_AXG_XW_N 66
<b>ISL6364</b>						
ES84	VR_CTL_PHY	VR_CTL				REG_CPUCORE_COMP 66
ES85	VR_CTL_PHY	VR_CTL				CPUCORE_COMP_RC 66
ES86	VR_CTL_PHY	VR_CTL				REG_CPUCORE_FB 66
ES87	VR_CTL_PHY	VR_CTL				CPUCORE_FB_RC 66
ES88	VR_CTL_PHY	VR_CTL				CPUCORE_FB_R_1 66
ES89	VR_CTL_PHY	VR_CTL				CPUCORE_FB_R_2 66
ES90	VR_CTL_PHY	VR_CTL				CPUCORE_PSI_COMP_RC 66
ES91	VR_CTL_PHY	VR_CTL				REG_CPUCORE_PSI_COMP 66
ES92	VR_CTL_PHY	VR_CTL				REG_CPUCORE_HFCOMP 66
ES93						REG_CPUCORE_VSEN 66
ES94						REG_CPUCORE_RGND 66
ES95	VR_CTL_PHY	VR_CTL				REG_CPUCORE_IMON 51 66
ES96	VR_CTL_PHY	VR_CTL				CPUCORE_IMON_R 66
ES97	VR_CTL_PHY	VR_CTL				REG_CPUCORE_TM 66
ES98	VR_CTL_PHY	VR_CTL				REG_CPUCORE_SUTH 66
ES99	VR_CTL_PHY	VR_CTL				REG_CPUCORE_NPSI 66
ES100	VR_CTL_PHY	VR_CTL				REG_CPUCORE_FDVID 66
ES101	VR_CTL_PHY	VR_CTL				REG_CPUCORE_IAUTO 66
ES102	VR_CTL_PHY	VR_CTL				REG_CPUCORE_SW_FREQ 66
ES103	VR_CTL_PHY	VR_CTL				REG_CPUCORE_RAMPADJ 66
ES104	VR_CTL_PHY	VR_CTL				REG_CPUCORE_EN_PWR 66
ES105	VR_CTL_PHY	VR_CTL				CPUCORE_EN_PWR_R 66
ES106	VR_CTL_PHY	VR_CTL				REG_CPUCORE_RSET 66
ES107	VR_CTL_PHY	VR_CTL				REG_CPUAXG_COMP 66
ES108	VR_CTL_PHY	VR_CTL				CPUAXG_COMP_RC 66
ES109	VR_CTL_PHY	VR_CTL				REG_CPUAXG_FB 66
ES110	VR_CTL_PHY	VR_CTL				CPUAXG_FB_RC 66
ES111	VR_CTL_PHY	VR_CTL				CPUAXG_FB_R_1 66
ES112	VR_CTL_PHY	VR_CTL				CPUAXG_FB_R_2 66
ES113	VR_CTL_PHY	VR_CTL				REG_CPUAXG_HFCOMP 66
ES114						REG_CPUAXG_VSEN 66
ES115						REG_CPUAXG_RGND 66
ES116	VR_CTL_PHY	VR_CTL				REG_CPUAXG_IMON 51 66
ES117	VR_CTL_PHY	VR_CTL				CPUAXG_IMON_R 66
ES118	VR_CTL_PHY	VR_CTL				REG_CPUAXG_TM 66
ES119	VR_CTL_PHY	VR_CTL				REG_CPUAXG_TCOMP 66
ES120	VR_CTL_PHY	VR_CTL				REG_CPUAXG_SW_FREQ 66
ES121	VR_VID_PHY	VR_VID				CPU_VIDSCLK 13 66
ES122	VR_VID_PHY	VR_VID				CPU_VIDSCLK_R 13
ES123	VR_VID_PHY	VR_VID				CPU_VIDALERT_L 13 66
ES124	VR_VID_PHY	VR_VID				CPU_VIDALERT_R_L 13
ES125	VR_VID_PHY	VR_VID				CPU_VIDSOUT 13 66
ES126	VR_VID_PHY	VR_VID				CPU_VIDSOUT_R 13
<b>Output Bus</b>						
ES127	POWER_PHY	POWER	1.1V			PPVCORE_S0_CPU 6
ES128	POWER_PHY	POWER	1.1V			PPVAXG_S0 6

SYNC MASTER=D8 MLB SYNC DATE=08/27/2012

**CPU VReg Constraints**

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0

BRANCH: prefsb

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 129 OF 144

SHEET: 109 OF 123

3.3V S5/S4

Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Input Bus</b>				
POWER_PHY	POWER	1.2V		REG VIN_U7600
POWER_PHY	POWER	5V		REG VCC1_U7600
POWER_PHY	POWER	5V		REG VCC2_U7600
<b>3.3V S5</b>				
POWER_PHY	VR_SWITCH	1.2V	TRUE	REG PHASE_P3V3S5
VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT_P3V3S5
VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT_P3V3S5_RC
VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG UGATE_P3V3S5
VR_CTL_PHY	VR_LGATE	1.2V	TRUE	REG LGATE_P3V3S5
VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG SNUBBER_P3V3S5
VR_CTL_PHY	VR_CTL			REG P3V3S5_ISEN
VR_CTL_PHY	VR_CTL			REG P3V3S5_OCSET
VR_CTL_PHY	VR_CTL			REG P3V3S5_FSET
VR_CTL_PHY	VR_CTL			REG P3V3S5_VOUT
VR_CTL_PHY	VR_CTL			REG P3V3S5_VOUT_R
VR_CTL_PHY	VR_CTL			REG P3V3S5_FB
<b>5V S3</b>				
POWER_PHY	VR_SWITCH	1.2V	TRUE	REG PHASE_P5VS4
VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT_P5VS4
VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT_P5VS4_RC
VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG UGATE_P5VS4
VR_CTL_PHY	VR_LGATE	1.2V	TRUE	REG LGATE_P5VS4
VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG SNUBBER_P5VS4
VR_CTL_PHY	VR_CTL			REG P5VS4_ISEN
VR_CTL_PHY	VR_CTL			REG P5VS4_OCSET
VR_CTL_PHY	VR_CTL			REG P5VS4_FSET
VR_CTL_PHY	VR_CTL			REG P5VS4_VOUT
VR_CTL_PHY	VR_CTL			REG P5VS4_VOUT_R
VR_CTL_PHY	VR_CTL			REG P5VS4_FB
<b>Output Bus</b>				
POWER_PHY	POWER	5V		PP5V_S5
POWER_PHY	POWER	5V		PP5V_S4
POWER_PHY	POWER	3.3V		PP3V3_S5
<b>FET Switched</b>				
POWER_PHY	POWER	5V		PP5V_S0
POWER_PHY	POWER	3.3V		PP3V3_S4
POWER_PHY	POWER	3.3V		PP3V3_S0
POWER_PHY	POWER	3.3V		PP3V3_S4_ENET
POWER_PHY	POWER	3.3V		PP3V3_TBTLIC
POWER_PHY	POWER	3.3V		PP3V3_S4_AP
POWER_PHY	POWER	3.3V		PP3V3_S0_SSD

VDDQ S3 (1.5V)/VTT S0

Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Input Bus</b>				
POWER_PHY	POWER	5V		REG V5IN_U7700
<b>Local Ground</b>				
GND_PHY	GND	0V		AGND_VDDQ3
<b>VDDQ S3</b>				
POWER_PHY	VR_SWITCH	1.2V	TRUE	REG PHASE_VDDQ3
POWER_PHY	VR_SWITCH	1.2V	TRUE	REG PHASE_VDDQ3_L
VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT_VDDQ3
VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT_VDDQ3_RC
VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG UGATE_VDDQ3
VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG LGATE_VDDQ3_R
VR_CTL_PHY	VR_LGATE	1.2V	TRUE	REG LGATE_VDDQ3
VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	REG SNUBBER_VDDQ3
POWER_PHY	POWER	1.5V		PPVDDQ_S3_SENSE
VR_CTL_PHY	VR_CTL			REG VDDQ3_VDDQSNS
VR_CTL_PHY	VR_CTL			REG VDDQ3_VREF
VR_CTL_PHY	VR_CTL			REG VDDQ3_REFIN
VR_CTL_PHY	VR_CTL			REG VDDQ3_MODE
VR_CTL_PHY	VR_CTL			REG VDDQ3_TRIP
VR_CTL_PHY	VR_CTL			LDO_DDRVTT0_SNS
<b>Output Bus</b>				
POWER_PHY	POWER	1.5V		PPVDDQ_S3
POWER_DDR_PHY	POWER_DDR	0.75V		PPDDRVT S0
<b>FET Switched</b>				
POWER_PHY	POWER	1.5V		PP1V5_S0
<b>Sensed</b>				
POWER_PHY	POWER	1.5V		PPVDDQ_S3_DDR
POWER_PHY	POWER	1.5V		PP1V5_S0_CPU_MEM
POWER_PHY	POWER	1.5V		PPFBVDDQ_S0_GPU

DDR3 Vref

Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Memory Vref</b>				
POWER_PHY	POWER	3.3V		PP3V3_S4_VREFMRGN_DAC
POWER_PHY	POWER	3.3V		PP3V3_S4_VREFMRGN_CTRL
POWER_DDR_PHY	POWER_DDR	0.75V		PPDDRVRREF_DO_MEM_A_S3
POWER_DDR_PHY	POWER_DDR	0.75V		PPDDRVRREF_DO_MEM_B_S3
POWER_DDR_PHY	POWER_DDR	0.75V		CPU_DIMM_VREF_DAC_A
POWER_DDR_PHY	POWER_DDR	0.75V		CPU_DIMM_VREF_DAC_B
POWER_DDR_PHY	POWER_DDR	0.75V		PPDDRVRREF_CA_MEM_A_S3
POWER_DDR_PHY	POWER_DDR	0.75V		PPDDRVRREF_CA_MEM_B_S3
POWER_DDR_PHY	POWER_DDR	0.75V		CPU_DDR_VREF
POWER_DDR_PHY	POWER_DDR	0.75V		PPDDRVT S3

1.8V S0

Physical	Spacing	Voltage	DIDT	NO_TEST
<b>1.8V S0</b>				
POWER_PHY	VR_SWITCH	5V	TRUE	REG PHASE_P1V8S0
VR_CTL_PHY	VR_CTL			REG P1V8S0_VFB
VR_CTL_PHY	VR_CTL			REG P1V8S0_SYNCH
<b>Output Bus</b>				
POWER_PHY	POWER	1.8V		PP1V8_S0

HDD S0

Physical	Spacing	Voltage	DIDT	NO_TEST
<b>HDD S0</b>				
POWER_PHY	POWER	5V		PP5V_S0_HDD

12V S5

Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Input Bus</b>				
POWER_PHY	POWER	12V		PP12V_ACDC
<b>FET Switched</b>				
POWER_PHY	POWER	12V		PP12V_S0
<b>Sensed</b>				
POWER_PHY	POWER	12V		PP12V_S5
POWER_PHY	POWER	12V		PP12V_G3H
POWER_PHY	POWER	12V		PP12V_G3H_P3V42
POWER_PHY	POWER	12V		PP12V_S0_FBVDDQ
POWER_PHY	POWER	12V		PP12V_S0_CPU_P1V05
POWER_PHY	POWER	12V		PP12V_S0_VCCSA
POWER_PHY	POWER	12V		PP12V_S0_P1V05
POWER_PHY	POWER	12V		PP12V_S0_HDD
POWER_PHY	POWER	12V		PP12V_S0_BLC

Ground/Common

Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Common</b>				
GND_PHY	GND	0V		GND

3V42 S0

Physical	Spacing	Voltage	DIDT	NO_TEST
<b>3V42 S0</b>				
POWER_PHY	VR_SWITCH	5V	TRUE	P3V42G3H_SW
VR_CTL_PHY	VR_CTL			P3V42G3H_FB
VR_CTL_PHY	VR_CTL			P3V42G3H_SHDN_L
POWER_PHY	POWER	3.3V		PP3V3_G3
POWER_PHY	POWER	3.3V		PP3V42_G3H

SYNC MASTER=D8 MLB SYNC DATE=08/27/2012

Platform VReg Constraints

Apple Inc.

051-9505

8.0.0

prefsb

130 OF 144

110 OF 123

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

# Thunderbolt

## Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTDP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	0.075MM
TBT_GEN_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

## Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C_ISO	*	=2x_DIELECTRIC	?
TBT_SPI_ISO	*	=2x_DIELECTRIC	?
TBTDP_ISO	*	=5x_DIELECTRIC	?
TBTDP_ISO	TOP,BOTTOM	=7x_DIELECTRIC	?
TBT_GEN_ISO	*	=2X_DIELECTRIC	?
BGA_TBT_AREA	*	0.075MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_TBT	BGA_TBT_AREA
TBT_I2C	*	*	TBT_I2C_ISO
TBT_SPI	*	*	TBT_SPI_ISO
TBTDP	*	*	TBTDP_ISO
TBT_GEN	*	*	TBT_GEN_ISO

SOURCE: Bill Cornelius's T29 Routing Notes

# DisplayPort

## DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

## DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_ISO	*	=6.7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	*	*	DP_ISO

MAX LENGTH OF DISPLAYPORT TRACES: 6 INCHES

DISPLAYPORT INTRA-PAIR MATCHING SHOULD BE 1 PS. INTER-PAIR MATCHING SHOULD BE WITHIN 150 PS.

DISPLAYPORT AUX CHANNEL INTRA-PAIR MATCHING SHOULD BE 5 PS.

# TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing	
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0> NO TEST/THRU 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0> NO TEST/THRU 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0> NO TEST/THRU 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0> NO TEST/THRU 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C P 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C N 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH P 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH N 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0> NO TEST/THRU 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0> NO TEST/THRU 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0> NO TEST/THRU 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0> NO TEST/THRU 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C P 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C N 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH P 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH N 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML P<3..0> NO TEST/THRU 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML N<3..0> NO TEST/THRU 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0> NO TEST/THRU 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0> NO TEST/THRU 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH P 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH N 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUX C P 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUX C N 75 75
TBT_I2C_55S	TBT_I2C	I2C	TBT I2C SCL 36 50
TBT_I2C_55S	TBT_I2C	I2C	TBT I2C SDA 36 50
TBT_SPI_CLK	TBT_SPI	TBT	TBT SPI CLK 36 36
TBT_SPI_MOSI	TBT_SPI	TBT	TBT SPI MOSI 36 36
TBT_SPI_MISO	TBT_SPI	TBT	TBT SPI MISO 36 36
TBT_SPI_CS_L	TBT_SPI	TBT	TBT SPI CS L 36 36
TBT_GEN_55S	TBT_GEN	TBT	TBT A CONFIG1 BUF 36 77
TBT_GEN_55S	TBT_GEN	TBT	TBT A CONFIG2 RC 36 77
TBT_GEN_55S	TBT_GEN	TBT	TBT B CONFIG1 BUF 36 79
TBT_GEN_55S	TBT_GEN	TBT	TBT B CONFIG2 RC 36 79
TBT_GEN_55S	TBT_GEN	TBT	TBT A LSTX 36 77
TBT_GEN_55S	TBT_GEN	TBT	TBT A LSRX 36 77
TBT_GEN_55S	TBT_GEN	TBT	TBT B LSTX 36 79
TBT_GEN_55S	TBT_GEN	TBT	TBT B LSRX 36 79
TBT_GEN_55S	TBT_GEN	DP	DP TBTSNK0 HPD 36 90
TBT_GEN_55S	TBT_GEN	DP	DP TBTSNK1 HPD 36 90
TBT_GEN_55S	TBT_GEN	DP	DP TBTSRC HPD 36 75
TBT_GEN_55S	TBT_GEN	DP	DP TBTSNK0 DDC CLK 76 92
TBT_GEN_55S	TBT_GEN	DP	DP TBTSNK0 DDC DATA 76 92
TBT_GEN_55S	TBT_GEN	DP	DP TBTSNK1 DDC CLK 76 91
TBT_GEN_55S	TBT_GEN	DP	DP TBTSNK1 DDC DATA 76 91
TBT_GEN_55S	TBT_GEN	VIDEO	VIDEO ON 74 78
TBT_GEN_55S	TBT_GEN	VIDEO	VIDEO ON L 5 78
TBT_GEN_55S	TBT_GEN	BDV	BDV BKL PWM 48 75
TBT_GEN_55S	TBT_GEN	GPU	GPU LCD BKLT PWM 75 91
TBT_GEN_55S	TBT_GEN	LCD	LCD BL PWM 75 75
TBT_GEN_55S	TBT_GEN	LCD	LCD BL FILT 75 75
TBT_GEN_55S	TBT_GEN	LCD	LCD BKLT PWM 75 90

\*: Only used on hosts supporting T29 video-in

# DisplayPort

Electrical Constraint Set	Physical	Spacing	
DP_85D	DP_85D	DISPLAYPORT	DP INT EG ML P<3..0> NO TEST/THRU 75 90
DP_85D	DP_85D	DISPLAYPORT	DP INT EG ML N<3..0> NO TEST/THRU 75 90
DP_85D	DP_85D	DISPLAYPORT	DP INT EG AUX P 75 90
DP_85D	DP_85D	DISPLAYPORT	DP INT EG AUX N 75 90
DP_85D	DP_85D	DISPLAYPORT	DP INT EG AUX C P 75 75
DP_85D	DP_85D	DISPLAYPORT	DP INT EG AUX C N 75 75
DP_85D	DP_85D	DISPLAYPORT	DP INTPNL ML C P<3..0> NO TEST/THRU 75 78
DP_85D	DP_85D	DISPLAYPORT	DP INTPNL ML C N<3..0> NO TEST/THRU 75 78
DP_85D	DP_85D	DISPLAYPORT	DP INTPNL ML P<3..0> NO TEST/THRU 75 78
DP_85D	DP_85D	DISPLAYPORT	DP INTPNL ML N<3..0> NO TEST/THRU 75 78
DP_85D	DP_85D	DISPLAYPORT	DP INTPNL AUX P 75 78
DP_85D	DP_85D	DISPLAYPORT	DP INTPNL AUX N 75 78
DP_85D	DP_85D	HDA	DP INT SPDIF AUDIO 46 78

# TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing	
DP_85D	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1> NO TEST/THRU 36 77
DP_85D	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1> NO TEST/THRU 36 77
DP_85D	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3> NO TEST/THRU 36 77
DP_85D	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3> NO TEST/THRU 36 77
DP_85D	DP_85D	DISPLAYPORT	DP TBTPA ML P<1> NO TEST/THRU 77 77
DP_85D	DP_85D	DISPLAYPORT	DP TBTPA ML N<1> NO TEST/THRU 77 77
DP_85D	DP_85D	DISPLAYPORT	DP TBTPA ML P<3> NO TEST/THRU 77 77
DP_85D	DP_85D	DISPLAYPORT	DP TBTPA ML N<3> NO TEST/THRU 77 77
DP_85D	DP_85D	DISPLAYPORT	DP A LSX ML P<1> 77 77
DP_85D	DP_85D	DISPLAYPORT	DP A LSX ML N<1> 77 77
DP_85D	DP_85D	DISPLAYPORT	TBT A D2R C P<1..0> NO TEST/THRU 77 77
DP_85D	DP_85D	DISPLAYPORT	TBT A D2R C N<1..0> NO TEST/THRU 77 77
DP_85D	DP_85D	DISPLAYPORT	TBT A D2R P<1> NO TEST/THRU 36 77
DP_85D	DP_85D	DISPLAYPORT	TBT A D2R N<1> NO TEST/THRU 36 77
DP_85D	DP_85D	DISPLAYPORT	TBT A D2R P<0> NO TEST/THRU 36 77
DP_85D	DP_85D	DISPLAYPORT	TBT A D2R N<0> NO TEST/THRU 36 77
DP_85D	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C P 36 77
DP_85D	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C N 36 77
DP_85D	DP_85D	DISPLAYPORT	DP TBTPA AUXCH P 77 77
DP_85D	DP_85D	DISPLAYPORT	DP TBTPA AUXCH N 77 77
DP_85D	DP_85D	DISPLAYPORT	DP A AUXCH DDC P 77 77
DP_85D	DP_85D	DISPLAYPORT	DP A AUXCH DDC N 77 77
DP_85D	DP_85D	DISPLAYPORT	TBT A D2R1 AUXDDC P NO TEST/THRU 77 77
DP_85D	DP_85D	DISPLAYPORT	TBT A D2R1 AUXDDC N NO TEST/THRU 77 77
DP_85D	DP_85D	DISPLAYPORT	TBT B R2D C P<1..0> NO TEST/THRU 36 79
DP_85D	DP_85D	DISPLAYPORT	TBT B R2D C N<1..0> NO TEST/THRU 36 79
DP_85D	DP_85D	DISPLAYPORT	TBT B R2D P<1..0> NO TEST/THRU 79 79
DP_85D	DP_85D	DISPLAYPORT	TBT B R2D N<1..0> NO TEST/THRU 79 79
DP_85D	DP_85D	DISPLAYPORT	DP TBTBP ML C P<1> NO TEST/THRU 36 79
DP_85D	DP_85D	DISPLAYPORT	DP TBTBP ML C N<1> NO TEST/THRU 36 79
DP_85D	DP_85D	DISPLAYPORT	DP TBTBP ML C P<3> NO TEST/THRU 36 79
DP_85D	DP_85D	DISPLAYPORT	DP TBTBP ML C N<3> NO TEST/THRU 36 79
DP_85D	DP_85D	DISPLAYPORT	DP TBTBP ML P<1> NO TEST/THRU 79 79
DP_85D	DP_85D	DISPLAYPORT	DP TBTBP ML N<1> NO TEST/THRU 79 79
DP_85D	DP_85D	DISPLAYPORT	DP TBTBP ML P<3> NO TEST/THRU 79 79
DP_85D	DP_85D	DISPLAYPORT	DP TBTBP ML N<3> NO TEST/THRU 79 79
DP_85D	DP_85D	DISPLAYPORT	DP B LSX ML P<1> NO TEST/THRU 79 79
DP_85D	DP_85D	DISPLAYPORT	DP B LSX ML N<1> NO TEST/THRU 79 79
DP_85D	DP_85D	DISPLAYPORT	TBT B D2R C P<1..0> NO TEST/THRU 79 79
DP_85D	DP_85D	DISPLAYPORT	TBT B D2R C N<1..0> NO TEST/THRU 79 79
DP_85D	DP_85D	DISPLAYPORT	TBT B D2R P<1> NO TEST/THRU 36 79
DP_85D	DP_85D	DISPLAYPORT	TBT B D2R N<1> NO TEST/THRU 36 79
DP_85D	DP_85D	DISPLAYPORT	TBT B D2R P<0> NO TEST/THRU 36 79
DP_85D	DP_85D	DISPLAYPORT	TBT B D2R N<0> NO TEST/THRU 36 79
DP_85D	DP_85D	DISPLAYPORT	DP TBTBP AUXCH C P 36 79
DP_85D	DP_85D	DISPLAYPORT	DP TBTBP AUXCH C N 36 79
DP_85D	DP_85D	DISPLAYPORT	DP TBTBP AUXCH P 79 79
DP_85D	DP_85D	DISPLAYPORT	DP TBTBP AUXCH N 79 79
DP_85D	DP_85D	DISPLAYPORT	DP B AUXCH DDC P 79 79
DP_85D	DP_85D	DISPLAYPORT	DP B AUXCH DDC N 79 79
DP_85D	DP_85D	DISPLAYPORT	TBT B D2R1 AUXDDC P NO TEST/THRU 79 79
DP_85D	DP_85D	DISPLAYPORT	TBT B D2R1 AUXDDC N NO TEST/THRU 79 79

SYNC MASTER=D8 MLB SYNC DATE=08/27/2012

**TBT/DP Constraints**

Apple Inc.

DRAWING NUMBER: 051-9505 SIZE: D

REVISION: 8.0.0

BRANCH: prefsb

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 131 OF 144

SHEET: 111 OF 123

GDDR5

GDDR5-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR\_45S, GDDR\_50S, GDDR\_80D.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Rows include GDDR\_MA\_PHY, GDDR\_ADBI\_PHY, GDDR\_CTRL\_PHY, GDDR\_CLK\_PHY, GDDR\_DQ\_PHY, GDDR\_EDC\_PHY, GDDR\_DBI\_PHY, GDDR\_WCK\_PHY.

Main Segment Min Spacing Rules for 4.5 Gbps or Less (AMD Doc# 49919)

Table with 6 columns: Trace-to-Trace, Micro Design, Strip Design, Isolation, Micro Design, Strip Design, Comments. Rows include Memory address (MA), Address dynamic bus inversion (ADBI), Control (CTRL), Clock (CLK), Data (DQ), Error detection pins (EDC), Data dynamic bus inversion (DBI), Forwarded clock (WCK).

GDDR5-specific Spacing Definitions

Two tables side-by-side. Left table: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Right table: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR\_ISO, GDDR\_DQ2DQ, GDDR\_MA2MA, GDDR\_EDC2EDC, GDDR\_DBI2DBI, GDDR\_WCK2WCK.

Constraints (x in {A, B}, y in {0, 1}) Memory Address: Mxxy[8:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_\*\*\_MA, GDDR\_\*\*\_DBI.

Address Dynamic Bus Inversion: ADBIxy

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_\*\*\_ADBI, GDDR\_\*\*\_ADBI2ADBI.

Control: Reset, CKExy, CSxy, WExy, RASxy, CASxy

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_CTRL, GDDR\_\*\*\_CTRL, GDDR\_\*\*\_CTRL2CTRL.

Clock: CKxy

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_\*\*\_CLK, GDDR\_\*\*\_CLK2CLK.

GPU

GPU-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK\_GPU\_55S.

GPU-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK\_GPU\_ISO.

GDDR5 Frame Buffer A

Table with 5 columns: Electrical Constraint Set, Physical, Spacing, Memory Address, Spacing. Rows include Memory Address, Address Dynamic Bus Inv, Control, Clock, Data, Error Detection, Data Dynamic Bus Inv, Forwarded Clock.

GPU

Table with 5 columns: Electrical Constraint Set, Physical, Spacing, Clocks, Spacing. Rows include PEX TSTCLK O PL, GPU TESTMODE, GPU PEX TERMP, FB A0 CK MID, FB A1 CK MID, FB B0 CK MID, FB B1 CK MID, FB C0 CK MID, FB C1 CK MID, FB D0 CK MID, FB D1 CK MID, GPU JTAG TCK, GPU ROM SCLK, GPU ROM SCLK R, GPU OSC 27M XTAL P, GPU OSC 27M XTAL N, GPU SMB CLK, GPU SMB DAT, GPU SMB CLK R, GPU SMB DAT R, FB CAL\_PD\_VDDQ, FB CAL\_PU\_GND, FB CAL\_TERM\_GND.

GDDR5 Frame Buffer B

Table with 5 columns: Electrical Constraint Set, Physical, Spacing, Memory Address, Spacing. Rows include Memory Address, Address Dynamic Bus Inv, Control, Clock, Data, Error Detection, Data Dynamic Bus Inv, Forwarded Clock.

Frame Buffer Reset

Table with 5 columns: Electrical Constraint Set, Physical, Spacing, Reset, Spacing. Rows include FB A0 RESET L, FB A1 RESET L, FB B0 RESET L, FB B1 RESET L, FB C0 RESET L, FB C1 RESET L, FB D0 RESET L, FB D1 RESET L.

Metadata box containing: SYNC MASTER=D8 MLB, SYNC DATE=01/11/2012, GDDR5/GPU Constraints, Apple Inc. logo, DRAWING NUMBER 051-9505, REVISION 8.0.0, BRANCH prefsb, PAGE 132 OF 144, SHEET 112 OF 123, NOTICE OF PROPRIETARY PROPERTY.



GDDR5 FRAME BUFFER C

Table with columns: Electrical Constraint Set, Physical, Spacing, Memory Address, and constraint details for GDDR5 Frame Buffer C.

GDDR5 FRAME BUFFER D

Table with columns: Electrical Constraint Set, Physical, Spacing, Memory Address, and constraint details for GDDR5 Frame Buffer D.

Metadata block containing drawing title 'GDDR5 FB C/D CONSTRAINTS', Apple logo, revision '8.0.0', and page information '133 OF 144'.

# Backlight Controller

## BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

## Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

## BLC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	1.00MM	1000

## Constraints

### BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

## BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

## BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

## BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

## BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Input Bus</b>				
R000	POWER_PHY	POWER	12V	PP12V_S0_BLC_VIN2
R001	POWER_PHY	POWER	12V	PP12V_S0_BLC_VINP
R002	POWER_PHY	POWER	14V	PRE_REG_OUT
R003	POWER_PHY	POWER	3.3V	BLC_P3V3S
R004	POWER_PHY	POWER	3.3V	BLC_P3V3_REF
R005	POWER_PHY	POWER	3.3V	BLC_P3V3
R006	POWER_PHY	POWER	3.3V	PP3V3_S0_BLC_R
R007	POWER_PHY	POWER	8V	SPTX_VIN
R008	POWER_PHY	POWER	8V	PP8V_BLC
R009	POWER_PHY	POWER	8V	BLC_VIN2
R010	POWER_PHY	POWER	14V	BOOST_FET_DRAIN
R011	POWER_PHY	POWER	12V	BOOST_VDD
R012	POWER_PHY	POWER	8V	PP5V_S0_BLC_R
R013	POWER_PHY	POWER	12V	PP12V_S0_BLC_F
<b>Local Ground</b>				
R014	BLC_CTL_PHY	BLC_PHASE	0V	BLC_GND_1
R015	BLC_CTL_PHY	BLC_PHASE	0V	BLC_GND_2
R016	BLC_CTL_PHY	BLC_PHASE	0V	BLC_GND_3
R017	GND_PHY	GND	0V	AGND_BLC
<b>Backlight</b>				
R018	BLC_CTL_PHY	BLC_PHASE		LED_DRIVER_GATE1
R019	BLC_CTL_PHY	BLC_PHASE		LED_DRIVER_GATE1_R
R020	BLC_CTL_PHY	BLC_PHASE		LED_DRIVER_GATE2
R021	BLC_CTL_PHY	BLC_PHASE		LED_DRIVER_GATE2_R
R022	BLC_CTL_PHY	BLC_PHASE		LED_DRIVER_GATE3
R023	BLC_CTL_PHY	BLC_PHASE		LED_DRIVER_GATE3_R
R024	BLC_CTL_PHY	BLC_CTL		LED_DRV_CS_RC_1
R025	BLC_CTL_PHY	BLC_CTL		LED_DRV_CS_RC_2
R026	BLC_CTL_PHY	BLC_CTL		LED_DRV_CS_RC_3
R027	BLC_CTL_PHY	BLC_CTL		LED_DRIVER_CS1
R028	BLC_CTL_PHY	BLC_CTL		LED_DRIVER_CS2
R029	BLC_CTL_PHY	BLC_CTL		LED_DRIVER_CS3
R030	BLC_CTL_PHY	BLC_CTL		LED_DRV_CS_C1
R031	BLC_CTL_PHY	BLC_CTL		LED_DRV_CS_C2
R032	BLC_CTL_PHY	BLC_CTL		LED_DRV_CS_C3
R033	BLC_CTL_PHY	BLC_HV	80V	LED_DRIVER_FDBK_R_1
R034	BLC_CTL_PHY	BLC_HV	80V	LED_DRIVER_FDBK_R_2
R035	BLC_CTL_PHY	BLC_HV	80V	LED_DRIVER_FDBK_R_3
R036	BLC_CTL_PHY	BLC_CTL	80V	LED_DRIVER_FDBK1
R037	BLC_CTL_PHY	BLC_CTL	80V	LED_DRIVER_FDBK2
R038	BLC_CTL_PHY	BLC_CTL	80V	LED_DRIVER_FDBK3
R039	BLC_CTL_PHY	BLC_CTL		BLC_PWM_1_R
R040	BLC_CTL_PHY	BLC_CTL		BLC_PWM_2_R
R041	BLC_CTL_PHY	BLC_CTL		BLC_PWM_3_R
R042	BLC_CTL_PHY	BLC_CTL		BLC_PWM_1
R043	BLC_CTL_PHY	BLC_CTL		BLC_PWM_2
R044	BLC_CTL_PHY	BLC_CTL		BLC_PWM_3
R045	BLC_CTL_PHY	BLC_CTL		LED_DRIVER_REF1
R046	BLC_CTL_PHY	BLC_CTL		LED_DRIVER_REF2
R047	BLC_CTL_PHY	BLC_CTL		LED_DRIVER_REF3
R048	BLC_CTL_PHY	BLC_CTL		LED_DRIVER_COMP1
R049	BLC_CTL_PHY	BLC_CTL		LED_DRIVER_COMP2
R050	BLC_CTL_PHY	BLC_CTL		LED_DRIVER_COMP3
R051	BLC_CTL_PHY	BLC_CTL		BCOMP1
R052	BLC_CTL_PHY	BLC_CTL		BCOMP2
R053	BLC_CTL_PHY	BLC_CTL		BCOMP3
R054	BLC_CTL_PHY	BLC_CTL		LED_DRIVER_FLT1
R055	BLC_CTL_PHY	BLC_CTL		LED_DRIVER_FLT2
R056	BLC_CTL_PHY	BLC_CTL		LED_DRIVER_FLT3
R057	BLC_CTL_PHY	BLC_CTL		LED_FLT_R_1
R058	BLC_CTL_PHY	BLC_CTL		LED_FLT_R_2
R059	BLC_CTL_PHY	BLC_CTL		LED_FLT_R_3
R060	BLC_CTL_PHY	BLC_CTL		PRE_REG_OUT_R
R061	BLC_CTL_PHY	BLC_CTL		BOOST_FB
R062	BLC_CTL_PHY	BLC_CTL		BOOST_COMP
R063	BLC_CTL_PHY	BLC_CTL		BOOST_COMP_C
R064	BLC_CTL_PHY	BLC_CTL	TRUE	BOOST_GDRV
R065	BLC_CTL_PHY	BLC_CTL	TRUE	BOOST_GDRV_R
R066	BLC_CTL_PHY	BLC_CTL		BOOST_ISNS
R067	BLC_CTL_PHY	BLC_CTL		BOOST_ISNS_R
<b>OUTPUT BUS</b>				
R068	POWER_BLC_RET	BLC_HV	80V	IS1_BLC_F
R069	POWER_BLC_RET	BLC_HV	80V	IS2_BLC_F
R070	POWER_BLC_RET	BLC_HV	80V	IS3_BLC_F
R071	POWER_BLC_RET	BLC_HV	80V	IS1_BLC
R072	POWER_BLC_RET	BLC_HV	80V	IS2_BLC
R073	POWER_BLC_RET	BLC_HV	80V	IS3_BLC
R074	POWER_BLC_RET	BLC_HV	80V	BLC_LED_P_1
R075	POWER_BLC_RET	BLC_HV	80V	BLC_LED_N_1
R076	POWER_BLC_RET	BLC_HV	80V	BLC_LED_P_2
R077	POWER_BLC_RET	BLC_HV	80V	BLC_LED_N_2
R078	POWER_BLC_RET	BLC_HV	80V	BLC_LED_P_3
R079	POWER_BLC_RET	BLC_HV	80V	BLC_LED_N_3
R080	POWER_BLC	BLC_HV	80V	BLC_VOUT1
R081	POWER_BLC	BLC_HV	80V	BLC_VOUT2
R082	POWER_BLC	BLC_HV	80V	BLC_VOUT3

## BKLT MISCELLANEOUS

Electrical Constraint Set	Physical	Spacing	
<b>SPI</b>			
R083	SMB_PHY	SMB	SMB_PCH_BLC_SCL
R084	SMB_PHY	SMB	SMB_PCH_BLC_SDA
R085	SMB_PHY	SMB	SMB_TCON_BLC_SCL
R086	SMB_PHY	SMB	SMB_TCON_BLC_SDA
<b>12M REFERENCE CRYSTAL</b>			
R087	CLK_XTAL	XTAL	BLC_MCU_XTAL_IN
R088	CLK_XTAL	XTAL	BLC_MCU_XTAL_OUT
R089	CLK_XTAL	XTAL	BLC_MCU_XTAL_OUT_R
<b>250K REFERENCE CLOCKS</b>			
R090	CLK_PCH_50K	CLK_PCH	STRCLK_B1
R091	CLK_PCH_50K	CLK_PCH	LED_DRV_CLK

SYNC MASTER=D8\_MLB SYNC DATE=08/27/2012

PAGE TITLE: **BLC Constraints**

Apple Inc.

DRAWING NUMBER: 051-9505  
REVISION: 8.0.0  
BRANCH: prefsb

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 134 OF 144  
SHEET: 114 OF 123

GPU CORE PHASES

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
PP12V_S0_GPU CORE FLT	POWER_PHY	POWER	1.2V			PP12V_S0_GPU CORE FLT 96 97 98
PP5V_S0_GPU VCORE VCC	POWER_PHY	POWER	5V			PP5V_S0_GPU VCORE VCC 96
Local Ground						
AGND_GPU	GND_PHY	GND	0V			AGND_GPU 96
Phase 1						
REG LVCC UB510	POWER_PHY	POWER	1.2V			REG LVCC UB510 97
REG UVCC UB510	POWER_PHY	POWER	1.2V			REG UVCC UB510 97
REG PWM GPU CORE 1	VR_CTL_PHY	VR_CTL				REG PWM GPU CORE 1 96 97
VR GPU PWM1 R	VR_CTL_PHY	VR_CTL				VR GPU PWM1 R 96
REG PHASE GPU CORE 1	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPU CORE 1 97
REG BOOT GPU CORE 1	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT GPU CORE 1 97
REG BOOT GPU CORE 1 RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT GPU CORE 1 RC 97
REG UGATE GPU CORE 1	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE GPU CORE 1 97
REG LGATE GPU CORE 1	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG LGATE GPU CORE 1 97
REG SNUBBER GPU CORE 1	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG SNUBBER GPU CORE 1 97
PPGPU CORE S0 SENSE 1	POWER_PHY	POWER	0.9V			PPGPU CORE S0 SENSE 1 97
REG ISEN GCORE 1 P	SNS_DIFF_PHY	SENSE				REG ISEN GCORE 1 P 96 97
REG ISEN GCORE 1 N	SNS_DIFF_PHY	SENSE				REG ISEN GCORE 1 N 96 97
VR GPU ISNS1 R P	SNS_DIFF_PHY	SENSE				VR GPU ISNS1 R P 96
VR GPU ISNS1 R N	SNS_DIFF_PHY	SENSE				VR GPU ISNS1 R N 96
VR GPU ISNS1 RR 2	SNS_DIFF_PHY	SENSE				VR GPU ISNS1 RR 2 96
Phase 2						
REG LVCC UB530	POWER_PHY	POWER	1.2V			REG LVCC UB530 97
REG PWM GPU CORE 2	VR_CTL_PHY	VR_CTL				REG PWM GPU CORE 2 96 97
VR GPU PWM2 R	VR_CTL_PHY	VR_CTL				VR GPU PWM2 R 96
REG PHASE GPU CORE 2	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPU CORE 2 97
REG BOOT GPU CORE 2	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT GPU CORE 2 97
REG BOOT GPU CORE 2 RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT GPU CORE 2 RC 97
REG UGATE GPU CORE 2	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE GPU CORE 2 97
REG LGATE GPU CORE 2	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG LGATE GPU CORE 2 97
REG SNUBBER GPU CORE 2	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG SNUBBER GPU CORE 2 97
PPGPU CORE S0 SENSE 2	POWER_PHY	POWER	0.9V			PPGPU CORE S0 SENSE 2 97
REG ISEN GCORE 2 P	SNS_DIFF_PHY	SENSE				REG ISEN GCORE 2 P 96 97
REG ISEN GCORE 2 N	SNS_DIFF_PHY	SENSE				REG ISEN GCORE 2 N 96 97
VR GPU ISNS2 R P	SNS_DIFF_PHY	SENSE				VR GPU ISNS2 R P 96
VR GPU ISNS2 R N	SNS_DIFF_PHY	SENSE				VR GPU ISNS2 R N 96
VR GPU ISNS2 RR 2	SNS_DIFF_PHY	SENSE				VR GPU ISNS2 RR 2 96
Phase 3						
REG VCC UB550	POWER_PHY	POWER	1.2V			REG VCC UB550 97
REG UVCC UB550	POWER_PHY	POWER	1.2V			REG UVCC UB550 97
REG LVCC UB550	POWER_PHY	POWER	1.2V			REG LVCC UB550 97
REG PWM GPU CORE 3	VR_CTL_PHY	VR_CTL				REG PWM GPU CORE 3 96 97
VR GPU PWM3 R	VR_CTL_PHY	VR_CTL				VR GPU PWM3 R 96
REG PHASE GPU CORE 3	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPU CORE 3 97
REG BOOT GPU CORE 3	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT GPU CORE 3 97
REG BOOT GPU CORE 3 RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT GPU CORE 3 RC 97
REG UGATE GPU CORE 3	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE GPU CORE 3 97
REG LGATE GPU CORE 3	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG LGATE GPU CORE 3 97
REG SNUBBER GPU CORE 3	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG SNUBBER GPU CORE 3 97
PPGPU CORE S0 SENSE 3	POWER_PHY	POWER	0.9V			PPGPU CORE S0 SENSE 3 97
REG ISEN GCORE 3 P	SNS_DIFF_PHY	SENSE				REG ISEN GCORE 3 P 96 97
REG ISEN GCORE 3 N	SNS_DIFF_PHY	SENSE				REG ISEN GCORE 3 N 96 97
VR GPU ISNS3 R P	SNS_DIFF_PHY	SENSE				VR GPU ISNS3 R P 96
VR GPU ISNS3 R N	SNS_DIFF_PHY	SENSE				VR GPU ISNS3 R N 96
VR GPU ISNS3 RR 2	SNS_DIFF_PHY	SENSE				VR GPU ISNS3 RR 2 96
Phase 4						
REG LVCC UB650	POWER_PHY	POWER	1.2V			REG LVCC UB650 98
REG PWM GPU CORE 4	VR_CTL_PHY	VR_CTL				REG PWM GPU CORE 4 96 98
VR GPU PWM4 R	VR_CTL_PHY	VR_CTL				VR GPU PWM4 R 96
REG PHASE GPU CORE 4	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPU CORE 4 98
REG BOOT GPU CORE 4	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT GPU CORE 4 98
REG BOOT GPU CORE 4 RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT GPU CORE 4 RC 98
REG UGATE GPU CORE 4	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE GPU CORE 4 98
REG LGATE GPU CORE 4	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG LGATE GPU CORE 4 98
REG SNUBBER GPU CORE 4	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG SNUBBER GPU CORE 4 98
PPGPU CORE S0 SENSE 4	POWER_PHY	POWER	0.9V			PPGPU CORE S0 SENSE 4 98
REG ISEN GCORE 4 P	SNS_DIFF_PHY	SENSE				REG ISEN GCORE 4 P 96 98
REG ISEN GCORE 4 N	SNS_DIFF_PHY	SENSE				REG ISEN GCORE 4 N 96 98
VR GPU ISNS4 R P	SNS_DIFF_PHY	SENSE				VR GPU ISNS4 R P 96
VR GPU ISNS4 R N	SNS_DIFF_PHY	SENSE				VR GPU ISNS4 R N 96
VR GPU ISNS4 RR 2	SNS_DIFF_PHY	SENSE				VR GPU ISNS4 RR 2 96

GPU CORE CONTROLLER

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
ISL6334						
VR GPU COMP	VR_CTL_PHY	VR_CTL				VR GPU COMP 96
VR GPU COMP R	VR_CTL_PHY	VR_CTL				VR GPU COMP R 96
VR GPU COMP RC	VR_CTL_PHY	VR_CTL				VR GPU COMP RC 96
VR GPU FB	VR_CTL_PHY	VR_CTL				VR GPU FB 96
VR GPU FB R	VR_CTL_PHY	VR_CTL				VR GPU FB R 96
VR GPU VDIFF	VR_CTL_PHY	VR_CTL				VR GPU VDIFF 96
VR VDF R1	VR_CTL_PHY	VR_CTL				VR VDF R1 96
VR VDF R2	VR_CTL_PHY	VR_CTL				VR VDF R2 96
VR GPU TCOMP	VR_CTL_PHY	VR_CTL				VR GPU TCOMP 96
VR GPU OFS	VR_CTL_PHY	VR_CTL				VR GPU OFS 96
VR GPU FS	VR_CTL_PHY	VR_CTL				VR GPU FS 96
VR GPU EN VTT	VR_CTL_PHY	VR_CTL				VR GPU EN VTT 96
PM EN REG GPU CORE S0	VR_CTL_PHY	VR_CTL				PM EN REG GPU CORE S0 64 96
PM PGOOD REG GPU CORE S0	VR_CTL_PHY	VR_CTL				PM PGOOD REG GPU CORE S0 5 64 96
GPU PSI L	VR_CTL_PHY	VR_CTL				GPU PSI L 91 96
VR GPU IOUT	VR_CTL_PHY	VR_CTL				VR GPU IOUT 96
VR GPU IMON	VR_CTL_PHY	VR_CTL				VR GPU IMON 51 96 115
VR GPU FAN	VR_CTL_PHY	VR_CTL				VR GPU FAN 96 115
VR GPU VRHOT	VR_CTL_PHY	VR_CTL				VR GPU VRHOT 96
VR GPU EN PWR	VR_CTL_PHY	VR_CTL				VR GPU EN PWR 96
VR GPU SS	VR_CTL_PHY	VR_CTL				VR GPU SS 96
VR GPU DAC	VR_CTL_PHY	VR_CTL				VR GPU DAC 96
VR GPU REF	VR_CTL_PHY	VR_CTL				VR GPU REF 96
VR GPU TM	VR_CTL_PHY	VR_CTL				VR GPU TM 96
VR GPU IMON	VR_CTL_PHY	VR_CTL				VR GPU IMON 51 96 115
VR GPU FAN	VR_CTL_PHY	VR_CTL				VR GPU FAN 96 115
VR GPU VRHOT	VR_CTL_PHY	VR_CTL				VR GPU VRHOT 96 115
GPU PSI L R	VR_CTL_PHY	VR_CTL				GPU PSI L R 91
VR GPU IMON R	VR_CTL_PHY	VR_CTL				VR GPU IMON R 96
VSNS GPU VDD	SNS_DIFF_PHY	SENSE				VSNS GPU VDD 93 96
VSNS GPU VSS	SNS_DIFF_PHY	SENSE				VSNS GPU VSS 93 96
VR GPU VSEN	SNS_DIFF_PHY	SENSE				VR GPU VSEN 96
VR GPU RGND	SNS_DIFF_PHY	SENSE				VR GPU RGND 96
GPU VIDS						
REG GPU CORE VID7	VR_VID					REG GPU CORE VID7 91 96
REG GPU CORE VID6	VR_VID					REG GPU CORE VID6 91 96
REG GPU CORE VID5	VR_VID					REG GPU CORE VID5 91 96
REG GPU CORE VID4	VR_VID					REG GPU CORE VID4 91 96
REG GPU CORE VID3	VR_VID					REG GPU CORE VID3 91 96
REG GPU CORE VID2	VR_VID					REG GPU CORE VID2 91 96
REG GPU CORE VID1	VR_VID					REG GPU CORE VID1 91 96
REG GPU CORE VID0	VR_VID					REG GPU CORE VID0 96
GPU VCORE VID6	VR_VID					GPU VCORE VID6 91
GPU VCORE VID5	VR_VID					GPU VCORE VID5 91
GPU VCORE VID4	VR_VID					GPU VCORE VID4 91
GPU VCORE VID3	VR_VID					GPU VCORE VID3 91
GPU VCORE VID2	VR_VID					GPU VCORE VID2 91
GPU VCORE VID1	VR_VID					GPU VCORE VID1 91
GPU VCORE VID0	VR_VID					GPU VCORE VID0 91
Output Bus						
PPVCORE_S0_GPU	POWER_PHY	POWER	0.9V			PPVCORE_S0_GPU 6

GPU FBVDDQ

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
REG VCC UB750	POWER_PHY	POWER	5V			REG VCC UB750 99
REG PVCC UB750	POWER_PHY	POWER	5V			REG PVCC UB750 99
Local Ground						
AGND_FBVDDQ	GND_PHY	GND	0V			AGND_FBVDDQ 99
FBVDDQ						
REG PHASE FBVDDQ	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE FBVDDQ 99
REG BOOT FBVDDQ	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT FBVDDQ 99
REG BOOT FBVDDQ RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT FBVDDQ RC 99
REG UGATE FBVDDQ	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE FBVDDQ 99
REG UGATE FBVDDQ E	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE FBVDDQ E 99
REG LGATE FBVDDQ	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG LGATE FBVDDQ 99
REG SNUBBER FBVDDQ	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG SNUBBER FBVDDQ 99
VSNS_FBVDDQ	SNS_DIFF_PHY	SENSE				VSNS_FBVDDQ 94
VSNS_FBVDDQ P	SNS_DIFF_PHY	SENSE				VSNS_FBVDDQ P 94 99
VSNS_FBVDDQ N	SNS_DIFF_PHY	SENSE				VSNS_FBVDDQ N 94 99
SNS_FBVDDQ_XW_P	SNS_DIFF_PHY	SENSE				SNS_FBVDDQ_XW_P 99
SNS_FBVDDQ_XW_N	SNS_DIFF_PHY	SENSE				SNS_FBVDDQ_XW_N 99
FBVDDQ_SENSE_R	SNS_DIFF_PHY	SENSE				FBVDDQ_SENSE_R 94
REG FBVDDQ_OCSET	VR_CTL_PHY	VR_CTL				REG FBVDDQ_OCSET 99
REG FBVDDQ_VO	VR_CTL_PHY	VR_CTL				REG FBVDDQ_VO 99
REG FBVDDQ_FB	SNS_DIFF_PHY	SENSE				REG FBVDDQ_FB 99
REG FBVDDQ_RTN	SNS_DIFF_PHY	SENSE				REG FBVDDQ_RTN 99
Output Bus						
PP1V5R1V35_S0_GPU_REG	POWER_PHY	POWER	1.5V			PP1V5R1V35_S0_GPU_REG 6 99

SYNC MASTER=D8 MLB SYNC DATE=08/27/2012

PAGE TITLE GPU VREG CONSTRAINTS

Apple Inc.

DRAWING NUMBER 051-9505 SIZE D

REVISION 8.0.0

BRANCH prefsb

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE 135 OF 144 SHEET 115 OF 123

D

D

C

C

B

B

A

A

Caesar IV (Ethernet/SD)

CIV-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SD_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_COMP_PHY	*	ENET_50S
ENET_DIFF_PHY	*	ENET_100D
SD_PHY	*	SD_50S

CIV-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF_ISO	*	=6:1_SPACING	?
ENET_DIFF2DIFF	*	=3:1_SPACING	?
ENET_TRANS_ISO	*	1.27 MM	?
COMP_ENET_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_DIFF	*	*	ENET_DIFF_ISO
ENET_DIFF	ENET_DIFF	*	ENET_DIFF2DIFF
ENET_TRANS	*	*	ENET_TRANS_ISO
COMP_ENET	*	*	COMP_ENET_ISO
ENET_TRANS	ENET_TRANS	*	ENET_DIFF2DIFF

2 kV isolation

SD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_ISO	*	=3:1_SPACING	?

SD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SD	*	*	SD_ISO

VENI, VIDI, VICI!

Electrical Constraint Set	Physical	Spacing	
<b>Ethernet</b>			
ENET_MDI_NORM	ENET_DIFF_PHY	ENET_DIFF	ENETCONN MDI P<3..0> 39 40
ENET_MDI_NORM	ENET_DIFF_PHY	ENET_DIFF	ENETCONN MDI N<3..0> 39 40
ENET_MDI_NORM	ENET_DIFF_PHY	ENET_TRANS	ENETCONN MDI T P<3..0> 40
ENET_MDI_NORM	ENET_DIFF_PHY	ENET_TRANS	ENETCONN MDI T N<3..0> 40
ENET_TRANS		ENET_TRANS	ENETCONN MCT3 40
ENET_TRANS		ENET_TRANS	ENETCONN MCT2 40
ENET_TRANS		ENET_TRANS	ENETCONN MCT1 40
ENET_TRANS		ENET_TRANS	ENETCONN MCT0 40
ENET_COMP_PHY	COMP_ENET	COMP_ENET	ENET RDAC 39
<b>SD</b>			
SD_DATA	SD_PHY	SD	ENET CR DATA<7..0> NO_TEST=TRUE 39
SD_DATA	SD_PHY	SD	SDCONN DATA<7..0> 39 41
SD_DATA	SD_PHY	SD	SDCONN DATA R<7..0> NO_TEST=TRUE 41
SD_CMD	SD_PHY	SD	ENET SD_CMD NO_TEST=TRUE 39
SD_CMD	SD_PHY	SD	SDCONN_CMD NO_TEST=TRUE 39 41
SD_CMD	SD_PHY	SD	SDCONN_CMD R NO_TEST=TRUE 41
SD_CLK	SD_PHY	SD	ENET SD_CLK NO_TEST=TRUE 39
SD_CLK	SD_PHY	SD	SDCONN_CLK NO_TEST=TRUE 39 41
SD_CLK	SD_PHY	SD	SDCONN_CLK R NO_TEST=TRUE 41
SD_MEDIA_SENSE	SD_PHY	SD	ENET MEDIA SENSE 15 18 39
SD_DETECT_L	SD_PHY	SD	ENET SD_DETECT L 39 41
SD_WP	SD_PHY	SD	SDCONN WP 39 41
<b>CIV SPI</b>			
SPI_50S	SPI	SPI	ENET_SCLK 39
SPI_50S	SPI	SPI	ENET_MISO 39
SPI_50S	SPI	SPI	ENET_MOSI 39
SPI_50S	SPI	SPI	ENET_CS_L 39

SYNC MASTER=D8.MLB		SYNC DATE=08/27/2012	
ETHERNET/SD CONSTRAINTS			
DRAWING NUMBER		051-9505	
REVISION		8.0.0	
BRANCH		prefsb	
PAGE		136 OF 144	
SHEET		116 OF 123	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

AUTO-CONSTRAINTS PG 1

4V5\_\*

Physical	Spacing	Netname
PM	PM	4V5 REG EN 56
PM	POWER	4V5 REG IN 56

ACDC\_\*

Spacing	Netname
PM	ACDC BURST EN 48
PM	ACDC BURST EN L 48

ALL\_\*

Spacing	Netname
PM	ALL SYS PWRGD 5 47 65

AP\_\*

Spacing	Netname
GENERIC ISO	AP CLKREQ L 15 21
GENERIC ISO	AP CLKREQ L ISO 15 35
GENERIC ISO	AP CLKREQ O L 35
GENERIC ISO	AP EVENT L 35 47 48
GENERIC ISO	AP PWR EN ISO 15 35
PM	AP RESET_CONN L 35
PM	AP RESET L 26 35
PM	AP WAKE L 35

BLC12V\_\*

Spacing	Netname
PM	BLC12V FAULT
PM	BLC12V FAULT L
PM	BLC12V UVLO
PM	BLC12V UVLO OUT
PM	BLC12V UVLO REF

BLC\_\*

Physical	Spacing	Voltage	Netname
GENERIC ISO	GENERIC ISO		BLC BL 80 82
GENERIC ISO	GENERIC ISO		BLC BL GATE 82
GENERIC ISO	GENERIC ISO		BLC BST 80 82
GENERIC ISO	GENERIC ISO		BLC BST R 80
GENERIC ISO	GENERIC ISO		BLC BYPASS GATE 82
GENERIC ISO	GENERIC ISO		BLC DIM MCU 80
PM	PM		BLC EN 80 81
GENERIC ISO	GENERIC ISO		BLC ENA 80
GENERIC ISO	GENERIC ISO		BLC ENA1 80 82
PM	PM		BLC EN DELAY 78
PM	PM		BLC EN R 80

BLC\_\*

Physical	Spacing	Voltage	Netname
PM	PM		BLC EXT BOOT 48 80
PM	PM		BLC EXT BOOT L 80
BLC CTL PHY	BLC CTL	5V	BLC MCU AOUT R 80
GENERIC ISO	GENERIC ISO		BLC MCU BV 80 82
GENERIC ISO	GENERIC ISO		BLC MCU BV D 82
GENERIC ISO	GENERIC ISO		BLC MCU BV R 82
SMB PHY	SMB		BLC MCU B SDA CONN 80
GENERIC ISO	GENERIC ISO		BLC MCU FLAG V 80
GENERIC ISO	GENERIC ISO		BLC MCU PWM5 80
GENERIC ISO	GENERIC ISO		BLC MCU PWM5 R 80
PM	PM		BLC MCU RESET 80
PM	PM		BLC MCU RESET L 80
PM	PM		BLC MCU RESET R L 80
XDP PHY	CLK_JTAG		BLC MCU RTCK 80
GENERIC ISO	GENERIC ISO		BLC MCU RXD0 80
XDP PHY	XDP		BLC MCU TCK 80
XDP PHY	XDP		BLC MCU TDI 80
XDP PHY	XDP		BLC MCU TDO 80
XDP PHY	XDP		BLC MCU TMS 80
XDP PHY	XDP		BLC MCU TRST 80
XDP PHY	XDP		BLC MCU TXD0 80
GENERIC ISO	GENERIC ISO		BLC MCU UVLO 80
GENERIC ISO	GENERIC ISO		BLC ON 82
GENERIC ISO	GENERIC ISO		BLC ON DRAIN 82
GENERIC ISO	GENERIC ISO		BLC ON R 82
GENERIC ISO	GENERIC ISO		BLC P ON 80 81 82
GENERIC ISO	GENERIC ISO		BLC P ON BYPASS 82
GENERIC ISO	GENERIC ISO		BLC P ON D 82
GENERIC ISO	GENERIC ISO		BLC P ON DRAIN 82
GENERIC ISO	GENERIC ISO		BLC P ON D R 82
GENERIC ISO	GENERIC ISO		BLC P ON D R 82
GENERIC ISO	GENERIC ISO		BLC P ON GATE 82
GENERIC ISO	GENERIC ISO		BLC P ON R 82
GENERIC ISO	GENERIC ISO		BLC SKIP 81
GENERIC ISO	GENERIC ISO		BLC SNUB 1 81
GENERIC ISO	GENERIC ISO		BLC SNUB 2 81
GENERIC ISO	GENERIC ISO		BLC SNUB 3 81
GENERIC ISO	GENERIC ISO		BLC UVLO 80 82
GENERIC ISO	GENERIC ISO		BLC VIN2 GATE 82
GENERIC ISO	GENERIC ISO		BLC VIN2 SRC 82
GENERIC ISO	GENERIC ISO		BLC VINP GATE 82
GENERIC ISO	GENERIC ISO		BLC VIN SNS 81
GENERIC ISO	GENERIC ISO		BLC VSYNC 78 80
GENERIC ISO	GENERIC ISO		BLC VSYNC R 80

BT\_\*

Spacing	Netname
PM	BT PWR EN 35
PM	BT PWR_RST L 15 20 35
PM	BT PWR_RST L O 35

BURSTMODE\_\*

Spacing	Netname
PM	BURSTMODE EN 71
PM	BURSTMODE EN L 4 48 71

CAM\_\*

Spacing	Netname
PM	CAM_EXT_BOOT 42 43
PM	CAM_PROC_RESET 43
PM	CAM_PROC_RESET L 42 43

CPU\_\*


Physical	Spacing	Netname
PM	PM	CPU_PWRGD_1V05_R 28
PM	PM	CPU_PWRGD_3V3 28
PM	PM	CPU_PWRGD_3V3_R 28
GENERIC ISO	GENERIC ISO	CPU_SKTOCC 64
CPU PHY	CPU	CPU_THRMTRIP_3V3 47 48
CPU PHY	CPU	CPU_THRMTRIP_R_L 48

DEBUG\_\*

Spacing	Netname
PM	DEBUG_RESET L 26 49

DP\_\*

Physical	Spacing	Netname
PM	PM	DP_AUXIO_EN 15 77 79
PM	PM	DP_GPU_MUX_EN 75
GENERIC ISO	GENERIC ISO	DP_INTFNL_HPD 75 78
GENERIC ISO	GENERIC ISO	DP_INT_EG_HPD 75 80
TBT GEN 55S	TBT GEN	DP_TBTPA_DDC_CLK 76 77
TBT GEN 55S	TBT GEN	DP_TBTPA_DDC_DATA 76 77
GENERIC ISO	GENERIC ISO	DP_TBTPA_HPD 36 77
TBT GEN 55S	TBT GEN	DP_TBTPB_DDC_CLK 76 79
TBT GEN 55S	TBT GEN	DP_TBTPB_DDC_DATA 76 79
GENERIC ISO	GENERIC ISO	DP_TBTPB_HPD 36 79

PAGE TITLE <b>AUTO-CONSTRAINTS 1</b>		
 Apple Inc.	DRAWING NUMBER 051-9505	SIZE D
	REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH prefsb	
	PAGE 138 OF 144	
	SHEET 117 OF 123	

AUTO-CONSTRAINTS PG 2

ENETCONN\_\*

Spacing	Netname	
GENERIC ISO	ENETCONN_TCT	40

ENET\_\*

Physical	Spacing	Netname	
	GENERIC ISO	ENET_ACT	40
	GENERIC ISO	ENET_ASF_GPIO	47 48
	GENERIC ISO	ENET_CLKREQ0_L	15 18 40
	PM	ENET_CLKREQ0_L_Q	39 40
	PM	ENET_CR_1V8_EN	
	PM	ENET_CR_1V8_EN_R	
	PM	ENET_CR_3V3_EN_L	
	PM	ENET_CR_3V3_EN_L_R	
	PM	ENET_CR_PWREN	39 41
XDP PHY	XDP	ENET_LOW_PWR	36 39 41
	PM	ENET_PWR_EN_L	40
	PM	ENET_PWR_EN_L_R	40
	PM	ENET_RESET_L	39 41
	PM	ENET_SD_RESET_L	26 41
	GENERIC ISO	ENET_SR_DISABLE	39
	GENERIC ISO	ENET_SR_LX	39 40
	PM	ENET_WAKE_L	40

FB\_\*

Spacing	Netname	
GENERIC ISO	FB_SW_LEG_B	84 87
GENERIC ISO	FB_SW_LEG_C	85 88
GENERIC ISO	FB_SW_LEG_D	85 89
GENERIC ISO	FB_VREF_GPU	94

FET\_\*

Physical	Spacing	Voltage	Netname	
	GENERIC ISO		FET_EN_P12V_S0	74
	GENERIC ISO		FET_EN_P12V_S0_BLC	74
	GENERIC ISO		FET_EN_P12V_S0_BLC_R	74
	GENERIC ISO		FET_EN_P12V_S0_R	74
	GENERIC ISO		FET_EN_P12V_S5	74
	GENERIC ISO		FET_EN_P12V_S5_R	74
	GENERIC ISO		FET_EN_VDD0_S0	74
	GENERIC ISO		FET_HDD_SLG5W	62
POWER PHY	POWER	12V	FET_VCC_U7950	74
POWER PHY	POWER	12V	FET_VCC_U7970	74
POWER PHY	POWER	12V	FET_VCC_U7980	74

GPU\_\*

Physical	Spacing	Netname	
	GENERIC ISO	GPU_MLS_STRAP2	91
	GENERIC ISO	GPU_MLS_STRAP3	91
	GENERIC ISO	GPU_MLS_STRAP4	91
	GENERIC ISO	GPU_RESET_L	26 83 91
SPI 50S	SPI	GPU_ROM_CS_L	91
SPI 50S	SPI	GPU_ROM_CS_L_R	91
	GENERIC ISO	GPU_ROM_HOLD_L	91
SPI 50S	SPI	GPU_ROM_SI	91
SPI 50S	SPI	GPU_ROM_SI_R	91
SPI 50S	SPI	GPU_ROM_SO	91
SPI 50S	SPI	GPU_ROM_SO_R	91
SPI 50S	SPI	GPU_ROM_WP_L	91

HDD\_\*

Spacing	Netname	
GENERIC ISO	HDD_12V_S0_GATE	52
GENERIC ISO	HDD_OOB_1V00_REF	52
PM	HDD_PWR_EN	21 52
GENERIC ISO	HDD_PWR_EN_L	52
GENERIC ISO	HDD_PWR_EN_R	52

I2C\_\*

Physical	Spacing	Netname	
SMB PHY	SMB	I2C_TCON_MAS_SCL	50 78
SMB PHY	SMB	I2C_TCON_MAS_SDA	50 78

FAN\_\*

Spacing	Netname	
GENERIC ISO	FAN_0_PWM_FET	54
GENERIC ISO	FAN_0_PWM_FILT	54
GENERIC ISO	FAN_0_TACH_FET	54
GENERIC ISO	FAN_0_TACH_FILT	54

FLAG\_\*

Spacing	Netname	
GENERIC ISO	FLAG_V	80 81 82

G3\_\*

Spacing	Netname	
GENERIC ISO	G3_POWERON_L	47 48

IFPD\_\*

Spacing	Netname	
GENERIC ISO	IFPD_RSET	90

FBVDD\_\*

Spacing	Netname	
GENERIC ISO	FBVDD_ALTVO	91 99

GND\_\*

Spacing	Netname	
SENSE	GND_SMC_AVSS	47 48 51 55

IFPEF\_\*

Spacing	Netname	
GENERIC ISO	IFPEF_RSET	90

FB\_\*

Spacing	Netname	
GENERIC ISO	FB_A0_VREFC	86
GENERIC ISO	FB_A0_VREFD	86
GENERIC ISO	FB_A1_VREFC	86
GENERIC ISO	FB_A1_VREFD	86
GENERIC ISO	FB_B0_VREFC	87
GENERIC ISO	FB_B0_VREFD	87
GENERIC ISO	FB_B1_VREFC	87
GENERIC ISO	FB_B1_VREFD	87
GENERIC ISO	FB_C0_VREFC	88
GENERIC ISO	FB_C0_VREFD	88
GENERIC ISO	FB_C1_VREFC	88
GENERIC ISO	FB_C1_VREFD	88
GENERIC ISO	FB_D0_VREFC	89
GENERIC ISO	FB_D0_VREFD	89
GENERIC ISO	FB_D1_VREFC	89
GENERIC ISO	FB_D1_VREFD	89
GENERIC ISO	FB_SW_LEG_A	84 86

GPU\_\*

Physical	Spacing	Netname	
	GENERIC ISO	GPU_ALT_VREF	84 85 91
	GENERIC ISO	GPU_BUFSTN	91
	GENERIC ISO	GPU_IFPB_PLLVDD	90
	GENERIC ISO	GPU_IFPA_IOVDD	90
	GENERIC ISO	GPU_IFPB_IOVDD	90
	GENERIC ISO	GPU_IFPC_IOVDD	90
	GENERIC ISO	GPU_IFPC_PLLVDD	90
XDP PHY	XDP	GPU_JTAG_TDI	91
XDP PHY	XDP	GPU_JTAG_TDO	91
XDP PHY	XDP	GPU_JTAG_TMS	91
XDP PHY	XDP	GPU_JTAG_TRST_L	91
	GENERIC ISO	GPU_MLS_STRAP0	91
	GENERIC ISO	GPU_MLS_STRAP1	91

ISNSA\_\*

Electrical	Physical	Spacing	Netname	
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12VG3H_N	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12VG3H_P	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12VS0_CPU_P1V05_N	55
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12VS0_CPU_P1V05_P	55
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12VS0_CPU_VCCSA_N	55
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12VS0_CPU_VCCSA_P	55
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12VS0_FBVDD0_N	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12VS0_FBVDD0_P	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12VS0_HDD_N	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12VS0_HDD_P	51

AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:46:02 PM

DRAWING NUMBER <b>051-9505</b>		SIZE <b>D</b>
REVISION <b>8.0.0</b>		BRANCH <b>prefsb</b>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE <b>139 OF 144</b>
		SHEET <b>118 OF 123</b>

AUTO-CONSTRAINTS PG 3

ISNSA\_\*

Electrical	Physical	Spacing	Netname		
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_P1V05_N	55
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_P1V05_P	55
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P1V05S0_PCH_N	51
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P1V05S0_PCH_P	51
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P1V5S0_CPU_MEM_N	51
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P1V5S0_CPU_MEM_P	51
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P3V3S0_SSD_N	51
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P3V3S0_SSD_P	51
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P3V3S4_AP_N	55
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P3V3S4_AP_P	55
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P5VS0_HDD_N	51
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P5VS0_HDD_P	51
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_PVDDQS3_DDR_N	51
ISNSA	SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_PVDDQS3_DDR_P	51

LED\_\*

Spacing	Netname		
LED	PM	LED_DRIVER_EN	81 82
LED	PM	LED_DRIVER_EN_L	82
LED	PM	LED_DRIVER_EN_L_R	82
LED	GENERIC_ISO	LED_DRIVER_OVP1	81 82
LED	GENERIC_ISO	LED_DRIVER_OVP1P	80 81
LED	GENERIC_ISO	LED_DRIVER_OVP1_OUT	81
LED	GENERIC_ISO	LED_DRIVER_OVP2	81 82
LED	GENERIC_ISO	LED_DRIVER_OVP2P	80 81
LED	GENERIC_ISO	LED_DRIVER_OVP2_OUT	81
LED	GENERIC_ISO	LED_DRIVER_OVP3	81 82
LED	GENERIC_ISO	LED_DRIVER_OVP3P	80 81
LED	GENERIC_ISO	LED_DRIVER_OVP3_OUT	81

OCA\_\*

Spacing	Netname		
OCA	GENERIC_ISO	OCA_FET_DRAIN	82

P5V\_\*

Spacing	Netname		
P5V	GENERIC_ISO	P5V_S0_EN_G	74

OVP\_\*

Spacing	Netname		
OVP	GENERIC_ISO	OVP_OREF	82
OVP	GENERIC_ISO	OVP_OUT1	82
OVP	GENERIC_ISO	OVP_OUT1_R	82
OVP	GENERIC_ISO	OVP_OUT2	82
OVP	GENERIC_ISO	OVP_OUT2_R	82
OVP	GENERIC_ISO	OVP_OUT3	82
OVP	GENERIC_ISO	OVP_OUT3_R	82

PCA9557D\_\*

Spacing	Netname		
PCA	GENERIC_ISO	PCA9557D_RESET_L	26 28 34

ISNS\_\*

Physical	Spacing	Netname		
ISNS	SNS_PHY	SENSE	ISNS_CPUAXG_FB	51
ISNS	SNS_PHY	SENSE	ISNS_CPUAXG_N	51
ISNS	SNS_PHY	SENSE	ISNS_CPUAXG_P	51
ISNS	SNS_PHY	SENSE	ISNS_CPUCORE_FB	51
ISNS	SNS_PHY	SENSE	ISNS_CPUCORE_N	51
ISNS	SNS_PHY	SENSE	ISNS_CPUCORE_P	51
ISNS	SNS_PHY	SENSE	ISNS_GPUCORE_FB	51
ISNS	SNS_PHY	SENSE	ISNS_GPUCORE_N	51
ISNS	SNS_PHY	SENSE	ISNS_GPUCORE_P	51
ISNS	SNS_PHY	SENSE	ISNS_P12VG3H_R	51
ISNS	SNS_PHY	SENSE	ISNS_P12VS0_CPU_P1V05_R	55
ISNS	SNS_PHY	SENSE	ISNS_P12VS0_CPU_VCCSA_R	55
ISNS	SNS_PHY	SENSE	ISNS_P12VS0_PBVDDQ_R	51
ISNS	SNS_PHY	SENSE	ISNS_P12VS0_HDD_R	51
ISNS	SNS_PHY	SENSE	ISNS_P12VS0_P1V05_R	55
ISNS	SNS_PHY	SENSE	ISNS_P1V05S0_PCH_R	51
ISNS	SNS_PHY	SENSE	ISNS_P1V5S0_CPU_MEM_R	51
ISNS	SNS_PHY	SENSE	ISNS_P3V3S0_SSD_R	51
ISNS	SNS_PHY	SENSE	ISNS_P3V3S4_AP_R	55
ISNS	SNS_PHY	SENSE	ISNS_P5VS0_HDD_R	51
ISNS	SNS_PHY	SENSE	ISNS_PVDDQS3_DDR_R	51

LPCPLUS\_\*

Spacing	Netname		
LPC	GENERIC_ISO	LPCPLUS_GPIO	21 49

LPC\_\*

Spacing	Netname		
LPC	GENERIC_ISO	LPC_PWRDWN_L	19 26 47 49
LPC	GENERIC_ISO	LPC_SERIRQ	18 47 49

P1V2\_\*

Spacing	Netname		
P1V2	PM	P1V2_S4_EN	43

P1V8\_\*

Spacing	Netname		
P1V8	PM	P1V8_S4_EN	43

MEMVTT\_\*

Spacing	Netname		
MEM	PM	MEMVTT_EN	28 64
MEM	PM	MEMVTT_EN_L	28

P3V3AP\_\*

Spacing	Netname		
P3V3	GENERIC_ISO	P3V3AP_VMON	35

ISOLATE\_\*

Spacing	Netname		
ISOL	PM	ISOLATE_CPU_MEM_5V	28
ISOL	PM	ISOLATE_CPU_MEM_5V_L	28

MEM\_\*

Spacing	Netname		
MEM	GENERIC_ISO	MEM_EVENT_L	29 30 31 32 47 48

P3V3\_\*

Spacing	Netname		
P3V3	GENERIC_ISO	P3V3_S0_EN_G	74
P3V3	GENERIC_ISO	P3V3_S3_EN_G	74

JTAG\_\*

Physical	Spacing	Netname		
JTAG	XDP_PHY	XDP	JTAG_GMUX_TMS	20
JTAG	XDP_PHY	XDP	JTAG_TBT_TDI	15 21
JTAG	XDP_PHY	XDP	JTAG_TBT_TDI_ISOL	15 16
JTAG	XDP_PHY	XDP	JTAG_TBT_TDO	15 21
JTAG	XDP_PHY	XDP	JTAG_TBT_TDO_ISOL	15 16
JTAG	XDP_PHY	XDP	JTAG_TBT_TMS	15 18
JTAG	XDP_PHY	XDP	JTAG_TBT_TMS_ISOL	15 16

MOJO\_\*

Physical	Spacing	Netname		
MOJO	XDP_PHY	XDP	MOJO_RX_L	45 47 48
MOJO	XDP_PHY	XDP	MOJO_TX_L	45 47 48

P3V42G3H\_\*

Spacing	Netname		
P3V42G3H	GENERIC_ISO	P3V42G3H_BOOST	73

PAGE TITLE		AUTO-CONSTRAINTS 3	
DRAWING NUMBER		051-9505	SIZE D
REVISION		8.0.0	
BRANCH		prefsb	
PAGE		140 OF 144	
SHEET		119 OF 123	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

AUTO-CONSTRAINTS PG 4

PCH\_\*

Physical	Spacing	Netname	
PM	PM	PCH BLC EXT BOOT	21 80
PM	PM	PCH BLC EXT BOOT R	15 21
PM	PM	PCH BLC MCU RESET	21 80
PM	PM	PCH BLC MCU RESET R	15 21
PM	PM	PCH CAM RESET	15 21
PM	PM	PCH CAM RESET R	21 43
PM	GENERIC ISO	PCH DSMVRMEN	19
CPU PHY	CPU	PCH PCHI	21
CPU PHY	CPU	PCH PROCPWRGD	21
PM	GENERIC ISO	PCH RCIN L	21
PM	GENERIC ISO	PCH RI L	19
PM	GENERIC ISO	PCH SMBALERT L	15 18
PM	GENERIC ISO	PCH SRTCST L	18
PM	GENERIC ISO	PCH STRP_TOPBLK_SWP L	20
PM	GENERIC ISO	PCH SUSWLN L	15 19

PM\_\*

Spacing	Netname	
PM	PM EN REG CPU P1V05_S0	64 69
PM	PM EN REG FBVDDQ_S0	64 99
PM	PM EN REG GPUCORE_S0 R	96
PM	PM EN REG P1V05_S0	64 99
PM	PM EN REG P1V8_S0	64 72
PM	PM EN REG P3V3_S5	64 71 74
PM	PM EN REG P5V_S4	64 71
PM	PM EN REG VCCSA_S0	64 70
PM	PM EN REG VDDQ_S3	64 72
PM	PM EN_S0	64
PM	PM EN_S4	64
PM	PM EN USB_PWR	45 46 64
PM	PM LED_A_ALL_SYS_PWRGD	5
PM	PM LED_A_BLC_GOOD	5
PM	PM LED_A_CPUXG_PGOOD	5
PM	PM LED_A_GPU_GOOD	5
PM	PM LED_A_PGOOD_CPUCORE_S0	5
PM	PM LED_A_PGOOD_CPU_P1V05_S0	5
PM	PM LED_A_PGOOD_REG_FBVDDQ_S0	5
PM	PM LED_A_PGOOD_REG_GPUCORE_S0	5
PM	PM LED_A_PGOOD_REG_P1V05	5
PM	PM LED_A_PGOOD_REG_VDDQ_S3	5
PM	PM LED_A_S4	5
PM	PM LED_A_S5	5
PM	PM LED_A_SLP_S3	5
PM	PM LED_A_VIDEO_ON	5
PM	PM LED_K_ALL_SYS_PWRGD	5
PM	PM LED_K_BLC_GOOD	5
PM	PM LED_K_CPUXG_PGOOD	5
PM	PM LED_K_GPU_GOOD	5
PM	PM LED_K_PGOOD_CPUCORE_S0	5
PM	PM LED_K_PGOOD_CPU_P1V05_S0	5
PM	PM LED_K_PGOOD_REG_FBVDDQ_S0	5
PM	PM LED_K_PGOOD_REG_GPUCORE_S0	5
PM	PM LED_K_PGOOD_REG_P1V05	5
PM	PM LED_K_PGOOD_REG_VDDQ_S3	5
PM	PM LED_K_SLP_S3	5
PM	PM MEM_PWRGD_L	28
PM	PM PCH_APWROK	19 65
PM	PM PCH_PWROK	15 19 26 35 43 65 80
PM	PM PCH_PWROK_APWROK	65
PM	PM PCH_SYS_PWROK	19 48 65
PM	PM PGOOD_FBVDDQ_VDDQ_S0	64
PM	PM PGOOD_FET_P12V_S0	74
PM	PM PGOOD_FET_P12V_S0_BLC	74 82
PM	PM PGOOD_FET_P12V_S5	74
PM	PM PGOOD_FET_P3V3_S0	64 74
PM	PM PGOOD_FET_P5V_S0	64 74
PM	PM PGOOD_FET_VDDQ_S0	28 64 74
PM	PM PGOOD_P3V3_S4_FET	27 35 64 74
PM	PM PGOOD_REG_ALL_P1V05_S0	64 65
PM	PM PGOOD_REG_ALL_P1V05_S0_R	28 64
PM	PM PGOOD_REG_CPUCORE_S0	5 25 65 66
PM	PM PGOOD_REG_CPU_P1V05_S0	5 64 69
PM	PM PGOOD_REG_FBVDDQ_S0	5 64 99
PM	PM PGOOD_REG_P1V05_S0	5 64 99
PM	PM PGOOD_REG_P1V8_S0	64 72
PM	PM PGOOD_REG_P3V3_S5	65 71
PM	PM PGOOD_REG_P5V_S4	64 71
PM	PM PGOOD_REG_VCCSA_S0	64 65 70
PM	PM PGOOD_REG_VDDQ_S3	5 64 72
PM	PM PWRBTN_L	15 19 25 47
PM	PM RSMRST_PCH_L	19 65
PM	PM RSMRST_PCH_L_R	65
PM	PM SLP_S3_L	5 15 19 28 40 47 48 64
PM	PM SLP_S4_L	15 19 47 64
PM	PM SLP_S5_L	15 19 47 64
PCH	PM SYSRST_L	19 25 26 47
PCH	PM THRMTRIP_L	21 48
PM	PGOOD_P12V_S0_R	65
PM	PGOOD_P12V_S0	64 65 74

PP12V\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	12V	PP12V_LCD
POWER_PHY	POWER	12V	PP12V_LCD_EXT
POWER_PHY	POWER	12V	PP12V_S0_FAN_0_FILT
POWER_PHY	POWER	12V	PP12V_S0_HDD_FET

PP1V05\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.05V	PP1V05_S0_PCH_VCCADPLLA_F
POWER_PHY	POWER	1.05V	PP1V05_S0_PCH_VCCADPLLB_F

PP1V2\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.2V	PP1V2_ENET_INTREG
POWER_PHY	POWER	1.2V	PP1V2_G3H_SMC_VDDC
POWER_PHY	POWER	1.2V	PP1V2_S4_ENET_PHY_AVDDL
POWER_PHY	POWER	1.2V	PP1V2_S4_ENET_PHY_GPHYPLL
POWER_PHY	POWER	1.2V	PP1V2_S4_ENET_PHY_PCIEPLL
POWER_PHY	POWER	1.2V	PP1V2_USB_HUB_CRFILT
POWER_PHY	POWER	1.2V	PP1V2_USB_HUB_P1LFIILT

PP1V5\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.5V	PP1V5_S0_DP_BIAS

PP1V8\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.8V	PP1V8_S0_PCH_VCCVRM_F

PP3V3R1V8\_\*

Physical	Spacing	Netname
POWER_PHY	POWER	PP3V3R1V8_ENET_LR_OUT_REG

PCIE\_\*

Spacing	Netname	
GENERIC ISO	PCIE_CLKREQ05_GPIO44_L	18
PM	PCIE_WAKE_L	19 35 40

PEG\_\*

Spacing	Netname	
GENERIC ISO	PEG_CLKREQ_L	15 18 83

PGOOD\_\*

Spacing	Netname	
PM	PGOOD_P1V5_S0_DLY	28

PLT\_\*

Spacing	Netname	
PCH	PLT_RESET_L	20 26
PCH	PLT_RST_BUF_L	26

PM\_\*

Spacing	Netname	
PM	PM_CLKRUN_L	47 48 69
PM	PM_DSM_PWRGD	47 48 65
PM	PM_EN_FET_P12V_S0	64 74
PM	PM_EN_FET_P12V_S0_R	74
PM	PM_EN_FET_P3V3_S0	64 74
PM	PM_EN_FET_P3V3_S4	64 74
PM	PM_EN_FET_P5V_S0	64 74
PM	PM_EN_FET_VDDQ_S0	64 74
PM	PM_EN_LDO_DDRVTT_S0	64 72
PM	PM_EN_REG_CPUCORE_S0	64 66

PAGE TITLE <b>AUTO-CONSTRAINTS 4</b>		
Apple Inc.	DRAWING NUMBER 051-9505	SIZE D
	REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH prefsb	
	PAGE 141 OF 144	
	SHEET 120 OF 123	



AUTO-CONSTRAINTS PG 5

PP3V3RHV\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.2V	PP3V3RHV_SW_TBTAPWR 77
POWER_PHY	POWER	1.2V	PP3V3RHV_SW_TBTBPWR 79

PPHV\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.2V	PPHV_SW_TBTAPWR 77
POWER_PHY	POWER	1.2V	PPHV_SW_TBTBPWR 79

S5\_\*

Spacing	Netname
PM	S5_PWRGD 47 65

PP3V3\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	3.3V	PP3V3_DMIC_CONN 42
POWER_PHY	POWER	3.3V	PP3V3_G3H_AVREF_SMC 47 48
POWER_PHY	POWER	3.3V	PP3V3_G3H_BT_FET 35
POWER_PHY	POWER	3.3V	PP3V3_G3H_BT_FLT 35
POWER_PHY	POWER	3.3V	PP3V3_G3H_SMC_USBMUX_R 45
POWER_PHY	POWER	3.3V	PP3V3_G3H_SMC_VDDA 47
POWER_PHY	POWER	3.3V	PP3V3_G3_RTC 6 26
POWER_PHY	POWER	3.3V	PP3V3_PVDDQS3_ISNS 51
POWER_PHY	POWER	3.3V	PP3V3_S0_PCH_VCCA_DAC_F 17 22
POWER_PHY	POWER	3.3V	PP3V3_S0_SSD_FLT 44
POWER_PHY	POWER	3.3V	PP3V3_S0_SW_SD_PWR 41
POWER_PHY	POWER	3.3V	PP3V3_S4_ALS_F 42
POWER_PHY	POWER	3.3V	PP3V3_S4_AP_FET 35
POWER_PHY	POWER	3.3V	PP3V3_S4_AP_FLT 35
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_AVDDH 39
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_BIASVDDH 39
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_SRVDD 39
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_XTALVDDH 39
POWER_PHY	POWER	3.3V	PP3V3_S4_USB_HUB_VDD 27
POWER_PHY	POWER	3.3V	PP3V3_S5_XDP_R 25

PPVBATT\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	3.3V	PPVBATT_G3_RTC 26
POWER_PHY	POWER	3.3V	PPVBATT_G3_RTC_R 26

SATALED\_\*

Spacing	Netname
GENERIC_ISO	SATALED_L 44

SDCONN\_\*

Spacing	Netname
GENERIC_ISO	SDCONN_DETECT 41
GENERIC_ISO	SDCONN_ILIM 41
GENERIC_ISO	SDCONN_OC_L 41

PU\_\*

Spacing	Netname
GENERIC_ISO	PU_U6900 64

SD\_\*

Spacing	Netname
GENERIC_ISO	SD_DETECT_LVL 41

PWR\_\*

Spacing	Netname
PM	PWR_BTN 6 48
PM	PWR_BTN_R 6

PP4V5\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	4.5V	PP4V5_AUDIO_ANALOG 56 60 62

REG\_\*

Physical	Spacing	Netname
PM	REG_CPUAXG_PGOOD 6 66	
PM	REG_CPUCORE_PGOOD 66	
CPU_PHY	REG_CPUCORE_VRHOT_L 66	
PM	REG_CPU_P1V05S0_PGOOD 69	
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SET0 99
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SET1 99
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SET1_R 99
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SREF 99
PM	REG_P1V8S0_PGOOD 72	
PM	REG_P3V3S5_PGOOD 71	
PM	REG_P5V8S4_PGOOD 71	
PM	REG_VCCSAS0_PGOOD 70	
PM	REG_VDDQS3_PGOOD 72	

SLG\_\*

Spacing	Netname
PM	SLG_ENET_RESET_L 41
PM	SLG_ENET_RESET_R_L 41

PP5V\_\*


Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	5V	PP5V_AUDIO_HPAMP 56 57
POWER_PHY	POWER	5V	PP5V_S0_HDD_FET 44 52
POWER_PHY	POWER	5V	PP5V_S0_PCH_V5REF 24
POWER_PHY	POWER	5V	PP5V_S4_EXT_A 45
POWER_PHY	POWER	5V	PP5V_S4_EXT_B 45
POWER_PHY	POWER	5V	PP5V_S4_EXT_B_F 45
POWER_PHY	POWER	5V	PP5V_S4_EXT_C 46
POWER_PHY	POWER	5V	PP5V_S4_EXT_C_F 46
POWER_PHY	POWER	5V	PP5V_S4_EXT_D 46
POWER_PHY	POWER	5V	PP5V_S4_EXT_D_F 46
POWER_PHY	POWER	5V	PP5V_S5_PCH_V5REFSUS 24

SMBUS\_\*

Physical	Spacing	Netname
SMB_PHY	SMB	SMBUS_PCH_CLK 18 50
SMB_PHY	SMB	SMBUS_PCH_CLK_R 50
SMB_PHY	SMB	SMBUS_PCH_DATA 18 50
SMB_PHY	SMB	SMBUS_PCH_DATA_R 50
SMB_PHY	SMB	SMBUS_SMC_0_S0_SCL 47 50
SMB_PHY	SMB	SMBUS_SMC_0_S0_SDA 47 50
SMB_PHY	SMB	SMBUS_SMC_1_S0_SCL 47 50
SMB_PHY	SMB	SMBUS_SMC_1_S0_SDA 47 50
SMB_PHY	SMB	SMBUS_SMC_2_S4_SCL 47 50
SMB_PHY	SMB	SMBUS_SMC_2_S4_SDA 47 50
SMB_PHY	SMB	SMBUS_SMC_3_SCL 47 50
SMB_PHY	SMB	SMBUS_SMC_3_SDA 47 50
SMB_PHY	SMB	SMBUS_SMC_4_ASF_SCL 47 48 50
SMB_PHY	SMB	SMBUS_SMC_4_ASF_SDA 47 48 50
SMB_PHY	SMB	SMBUS_SMC_5_G3H_SCL 47 48 50
SMB_PHY	SMB	SMBUS_SMC_5_G3H_SDA 47 48 50

RTC\_\*

Spacing	Netname
PM	RTC_RESET_L 18 26 48
PM	RTC_RESET_L_R 48

PAGE TITLE <b>AUTO-CONSTRAINTS 5</b>		
 Apple Inc.	DRAWING NUMBER 051-9505	SIZE D
	REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH prefsb		PAGE 142 OF 144
SHEET 121 OF 123		

AUTO-CONSTRAINTS PG 6

SMCISNS\_\*

Physical	Spacing	Netname	
SNS_PHY	SENSE	SMCISNS CPUAXG	48 51
SNS_PHY	SENSE	SMCISNS CPUCORE	48 51
SNS_PHY	SENSE	SMCISNS GPUCORE	48 51
SNS_PHY	SENSE	SMCISNS P12VG3H	48 51
SNS_PHY	SENSE	SMCISNS P12V50 CPU P1V05	48 55
SNS_PHY	SENSE	SMCISNS P12V50 CPU VCCSA	48 55
SNS_PHY	SENSE	SMCISNS P12V50 FBVDDQ	48 51
SNS_PHY	SENSE	SMCISNS P12V50 HDD	48 51
SNS_PHY	SENSE	SMCISNS P12V50 P1V05	48 55
SNS_PHY	SENSE	SMCISNS P1V05S0 PCH	48 51
SNS_PHY	SENSE	SMCISNS P1V5S0 CPU MEM	48 51
SNS_PHY	SENSE	SMCISNS P3V3S0 SSD	48 51
SNS_PHY	SENSE	SMCISNS P3V3S4 AP	48 55
SNS_PHY	SENSE	SMCISNS P5V50 HDD	48 51
SNS_PHY	SENSE	SMCISNS PVDDOS3 DDR	48 51

SMC\_\*

Physical	Spacing	Netname	
GENERIC ISO		SMC_ROMBOOT	48 49
GENERIC ISO		SMC_RUNTIME_SCI_L	15 21 47
GENERIC ISO		SMC_RX_L	47 48 49
PM		SMC_S4_WAKESRC_EN	35 47 48
GENERIC ISO		SMC_TCK	47 48 49
GENERIC ISO		SMC_TDI	47 48 49
GENERIC ISO		SMC_TDO	47 48 49
PM		SMC_THRMTRIP	47 48
GENERIC ISO		SMC_TMS	47 48 49
GENERIC ISO		SMC_TO_BLC_RX_L	48
GENERIC ISO		SMC_TO_BLC_TX_L	48
GENERIC ISO		SMC_TX_L	47 48 49
PM		SMC_WAKE_L	47
GENERIC ISO		SMC_WAKE_SCI_L	15 21 47
CLK_XTAL	XTAL	SMC_XTAL	47 48
CLK_XTAL	XTAL	SMC_XTAL_R	48

TBT\_\*

Physical	Spacing	Voltage	Netname	
GENERIC ISO		3.3V	TBT_A_BIAS	77
TBT_GEN_55S	TBT_GEN		TBT_A_CONFIG1_RC	77
PM			TBT_A_HV_EN	36 77
GENERIC ISO		3.3V	TBT_B_BIAS	79
TBT_GEN_55S	TBT_GEN		TBT_B_CONFIG1_RC	79
PM			TBT_B_HV_EN	36 79
GENERIC ISO			TBT_CLKREQ_ISOL_L	38
GENERIC ISO			TBT_CLKREQ_L	15 38
GENERIC ISO			TBT_DDC_XBAR_EN_L	36 76
GENERIC ISO			TBT_EN_CIO_PWR	38
PM			TBT_EN_CIO_PWR_L	36 38
GENERIC ISO			TBT_EN_LC_ISOL	38
GENERIC ISO			TBT_EN_LC_PWR	36 38
GENERIC ISO			TBT_PCH_CLKREQ_L	15 21
PM			TBT_PWR_EN	15 24 36
PM			TBT_PWR_EN_PCH	18 24
PM			TBT_PWR_ON_POC_RST_L	36 38
PM			TBT_PWR_REO_L	15 20 36
PM			TBT_S0_EN	64
PM			TBT_SW_RESET_L	21 38

SMCVSNS\_\*

Physical	Spacing	Netname	
SNS_PHY	SENSE	SMCVSNS CPUAXG	48 51
SNS_PHY	SENSE	SMCVSNS CPUCORE	48 51
SNS_PHY	SENSE	SMCVSNS GPUCORE	48 51
SNS_PHY	SENSE	SMCVSNS P12VG3H	48 51
SNS_PHY	SENSE	SMCVSNS P1V05S0 PCH	48 51
SNS_PHY	SENSE	SMCVSNS P1V5S0 CPU MEM	48 51
SNS_PHY	SENSE	SMCVSNS P3V3S0	48 51
SNS_PHY	SENSE	SMCVSNS P5V50 HDD	48 51
SNS_PHY	SENSE	SMCVSNS PVDDOS3 DDR	48 51

SML\_\*

Physical	Spacing	Netname	
SMB_PHY	SMB	SML_PCH_0_CLK	18 50
SMB_PHY	SMB	SML_PCH_0_DATA	18 50
SMB_PHY	SMB	SML_PCH_1_CLK	18 50
SMB_PHY	SMB	SML_PCH_1_DATA	18 50

TSNS\_\*

Electrical	Physical	Spacing	Netname	
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_1_1_N	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_1_1_P	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_1_2_N	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_1_2_P	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_1_3_N	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_1_3_P	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_1_N	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_1_P	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_2_N	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_2_P	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_3_N	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_3_P	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_4_N	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_4_P	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_5_N	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_5_P	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_6_N	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_6_P	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_7_N	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_7_P	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_ACDC_N	6 53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_ACDC_P	6 53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_SKIN_N	53
SNS_TEMP	SNS_DIFF_PHY	SENSE	TSNS_SKIN_P	53

SPI\_\*

Spacing	Netname	
GENERIC ISO	SPI_DESCRIPTOR_OVERRIDE_L	15 47

SSD\_\*

Spacing	Netname	
GENERIC ISO	SSD_CLKREQ_L	15 18

SYS\_\*


Spacing	Netname	
PM	SYS_PWROK_R	45

UVP\_\*

Spacing	Netname	
PM	UVP_IN_1	82
PM	UVP_IN_1_REF	82
PM	UVP_IN_2	82
PM	UVP_IN_3	82
PM	UVP_IN_4	82
PM	UVP_REF	82

SMC\_\*

Physical	Spacing	Netname	
GENERIC ISO		SMC_ACDC_ID	6 48
GENERIC ISO		SMC_ACDC_ID_R	6
PM		SMC_ASSERT_RTCRST	48
GENERIC ISO		SMC_BLC_MUX_RX_L	48 50
GENERIC ISO		SMC_BLC_MUX_TX_L	48 50
GENERIC ISO		SMC_CPU_CATERR_L	47 48
CPU_PHY	CPU	SMC_CPU_PECT	48
PM		SMC_DELAYED_PWRGD	38 47 48 55
GENERIC ISO		SMC_DP_HPD_L	47 48
CLK_XTAL	XTAL	SMC_EXTAL	47 48
GENERIC ISO		SMC_FAN_0_CTL	47 54
GENERIC ISO		SMC_FAN_0_TACH	47 54
GENERIC ISO		SMC_GFX_OVERTEMP	47 48 91
GENERIC ISO		SMC_GFX_OVERTEMP_0	91
GENERIC ISO		SMC_GFX_OVERTEMP_R_L	91
PM		SMC_GFX_THROTTLE_L	47 91
PM		SMC_GFX_THROTTLE_R_L	91
PM		SMC_LRESET_L	26 47
PM		SMC_MANUAL_RST_L	48
PM		SMC_ONOFF_L	47 48
SENSE		SMC_OOB1_RX_CN	44
SENSE		SMC_OOB1_RX_FILL	44 53
SENSE		SMC_OOB1_RX_L	47 53
SENSE		SMC_OOB1_RX_R	53
SENSE		SMC_OOB1_TX_L	47 48
SENSE		SMC_OOB2_RX_L	44 48
SENSE		SMC_OOB2_TX_L	44 48
CPU_PHY	CPU	SMC_PECT_L	47 48
CPU_PHY	CPU	SMC_PECT_L_R	48
PM		SMC_PME_S4_WAKE_L	35 47 48
GENERIC ISO		SMC_PM_G2_EN	47 48 74
PM		SMC_PM_PCH_SYS_PWROK	47 48
CPU		SMC_PROCHOT	47 48
PM		SMC_RESET_L	47 48 49

PAGE TITLE <b>AUTO-CONSTRAINTS 6</b>		
 Apple Inc.	DRAWING NUMBER 051-9505	SIZE D
	REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH prefsb	
	PAGE 143 OF 144	
	SHEET 122 OF 123	

AUTO-CONSTRAINTS PG 7

VREFMRGN\_\*

Spacing	Netname	
GENERIC ISO	VREFMRGN_CA_SODIMMA_EN	34
GENERIC ISO	VREFMRGN_CA_SODIMMB_EN	34


VTTCLAMP\_\*

Spacing	Netname	
GENERIC ISO	VTTCLAMP_EN	28
GENERIC ISO	VTTCLAMP_L	28

WOL\_\*

Spacing	Netname	
GENERIC ISO	WOL_EN	15 21 40

AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:46:02 PM

PAGE TITLE AUTO-CONSTRAINTS 7		
 Apple Inc.	DRAWING NUMBER 051-9505	SIZE D
	REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH prefsb	PAGE 144 OF 144
	SHEET 123 OF 123	