

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# D8 MLB

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
7	0001607307	ENGINEERING RELEASED		2012-08-28

LAST\_MODIFIED=Mon Aug 27 13:24:34 2012

Page	(-csa)	Contents	Sync	Date	Page	(-csa)	Contents	Sync	Date
1		Table of Contents	MASTER	N/A	60	65	AUDIO: Jack, Mikey, CHS Switch	D8_DIRK	06/29/2012
2		System Block Diagram	D8_MLB	01/05/2012	61	66	Audio: Spkr/Mic Conn.	D8_DAVID	06/13/2012
3		Power Block Diagram	D8_MARK	04/23/2012	62	67	AUDIO: Detects/Grounding	D8_DAVID	06/13/2012
4		BOM Configuration	D8_MLB	12/19/2011	63	68	AUDIO: Speaker ID	D8_DAVID	06/13/2012
5		DEBUG LEDS	D8_TAVYS	06/22/2012	64	69	PM Regulator Enables	D8_MARK	04/23/2012
6		Power Connectors/Aliases	D8_DOUG	06/20/2012	65	70	PM Power Good	D8_MARK	04/23/2012
7		Holes/PD parts	D8_MLB	03/25/2012	66	71	VReg CPU Core/AXG Cntl	D8_MLB	02/28/2012
8		Unused Signal Aliases	D8_MLB_ULTIMATE	04/02/2012	67	72	VReg CPU Core Phases	D8_MLB	02/28/2012
9		Signal Aliases	K70_MLB	08/23/2011	68	73	VReg CPU AXG Phases	D8_MLB	02/28/2012
10		CPU DMI/PEG/FDI/RSVD	D8_ROBITA	03/23/2012	69	74	VReg CPU 1.05V S0	D8_KOSECOFF	02/25/2012
11		CPU CLOCK/MISC/JTAG	D7_MLB	03/15/2012	70	75	VReg CPU VccSA S0	D8_KOSECOFF	02/25/2012
12		CPU DDR3 INTERFACES	D7_MLB	03/15/2012	71	76	VReg 3.3V S5/5V S4	D8_MLB	02/28/2012
13		CPU POWER	D7_MLB	03/15/2012	72	77	VReg VDDQ and 1.8V S0	D8_KOSECOFF	02/25/2012
14		CPU GROUNDS	D7_MLB	03/15/2012	73	78	VREG 3.42V G3HOT	D8_MLB	04/11/2012
15		STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	D8_MLB	03/29/2012	74	79	FET-Controlled S0 and S4	D8_MLB	05/14/2012
16		CPU NON-GFX DECOUPLING	D7_MLB	12/20/2011	75	80	KEPLER PCI-E	D8_AARON	03/13/2012
17		GFX DECOUPLING & PCH PWR ALIAS	D8_KOSECOFF	01/26/2012	76	81	KEPLER CORE/FB POWER	D8_YAN	04/09/2012
18		PCH SATA/PCIE/CLK/LPC/SPI	D8_MLB	N/A	77	82	KEPLER FRAME BUFFER I/F	D8_YAN	05/15/2012
19		PCH DMI/FDI/GRAPHICS	D7_MLB	03/15/2012	78	83	GPU SIGNAL & POWER ALIASES	D8_YAN	04/09/2012
20		PCH PCI/USB	D7_MLB	03/15/2012	79	84	GDDR5 Frame Buffer A	D8_YAN	04/09/2012
21		PCH MISC	D8_MLB	N/A	80	85	GDDR5 Frame Buffer B	D8_YAN	04/09/2012
22		PCH POWER	D8_MLB	N/A	81	86	KEPLER EDP/DP/GPIO	D8_YAN	04/09/2012
23		PCH GROUNDS	D7_MLB	03/15/2012	82	87	KEPLER GPIOs,CLK & STRAPS	D8_YAN	07/27/2012
24		PCH DECOUPLING	D8_MLB	N/A	83	88	KEPLER PEX PWR/GNDS	D8_YAN	04/09/2012
25		CPU and PCH XDP	D7_MLB	01/26/2012	84	92	Internal DP MUXing	D8_AARON	03/13/2012
26		CHIPSET SUPPORT	D8_MLB	N/A	85	93	TBT DDC Crossbar	D7_MLB	03/15/2012
27		USB 2.0 HUB (BT/SMC)	D8_ROBITA	03/23/2012	86	94	Thunderbolt Connector A	D8_AARON	03/13/2012
28		CPU Memory S3 Support	D8_MARK	04/23/2012	87	95	Internal DP Support	D8_MLB	03/21/2012
29		DDR3 SO-DIMM Connector A Slot0	D8_KOSECOFF	03/19/2012	88	96	Thunderbolt Connector B	D8_AARON	03/13/2012
30		DDR3 SO-DIMM Connector A Slot1	D8_KOSECOFF	03/19/2012	89	97	Backlight Controller MCU	D8_MLB	04/23/2012
31		DDR3 SO-DIMM CONNECTOR B SLOTO	D8_KOSECOFF	03/19/2012	90	98	Backlight LED Driver	D8_MLB	04/23/2012
32		DDR3 SO-DIMM CONNECTOR B SLOT1	D8_KOSECOFF	03/19/2012	91	99	Backlight Controller	D8_MLB	04/23/2012
33		DDR3 ALIASES AND BITSWAPS	D8_KOSECOFF	03/19/2012	92	114	VReg GPU Core Phases	D8_MLB	02/28/2012
34		DDR3/FRAMEBUF VREF MARGINING	D8_KOSECOFF	03/19/2012	93	115	VReg GPU Core Phases	D8_MLB	02/25/2012
35		AIRPORT/BT	D8_FIYIN	07/02/2012	94	116	VREG GPU CORE PHASE 4	D8_MLB	02/06/2012
36		Thunderbolt Host (1 of 2)	D8_MLB	N/A	95	117	GPU VDDQ AND IVO5 GPU/PCH/TBT VREGS	D8_MLB	04/18/2012
37		Thunderbolt Host (2 of 2)	D7_MLB	03/15/2012	96	120	D8 RULE DEFINITIONS	D8_KOSECOFF	03/19/2012
38		Thunderbolt Power Support	D7_MLB	03/15/2012	97	121	DDR3 Constraints	D8_KOSECOFF	03/19/2012
39		ETHERNET PHY (CAESAR IV+)	D8_FIYIN	07/02/2012	98	122	CPU PCIe Constraints	D8_AARON	03/13/2012
40		Ethernet Support & Connector	D8_FIYIN	07/02/2012	99	123	CPU MISC/DMI/FDI/XDP Constraints	D8_ROBITA	03/23/2012
41		SD READER CONNECTOR	D8_FIYIN	07/02/2012	100	124	SATA/FDI/XDP Constraints	D8_MARK	02/10/2012
42		Camera Controller	D8_ROBITA	03/23/2012	101	125	PCH and BR Constraints	D8_MARK	02/10/2012
43		Camera Controller Support	D7_MLB	03/15/2012	102	126	USB/Camera Constraints	D8_KOSECOFF	06/22/2012
44		SATA Connectors	D8_JERRY	01/31/2012	103	127	SMBus/Sensor Constraints	D8_MARK	04/23/2012
45		EXTERNAL USB PORTS A & B	D8_ROBITA	03/23/2012	104	128	VReg Constraints	D8_MARK	02/10/2012
46		EXTERNAL USB PORTS C & D	D8_ROBITA	03/23/2012	105	129	CPU VReg Constraints	D8_MARK	02/10/2012
47		SMC	D8_MARK	03/22/2012	106	130	Platform VReg Constraints	D8_MARK	02/10/2012
48		SMC Support	D8_DOUG	07/19/2012	107	131	TBT/DP Constraints	D8_AARON	03/13/2012
49		SPI and Debug Connector	D8_MLB	N/A	108	132	GDDR5/GPU Constraints	D8_AARON	03/13/2012
50		SMBus Connections	D8_TAVYS	06/22/2012	109	134	BLC Constraints	D8_MLB	12/19/2011
51		I and V Sense 1	D8_DOUG	06/20/2012	110	135	GPU VREG CONSTRAINTS	D8_MARK	02/10/2012
52		HDD/SSD Temp Sense	D8_JERRY	02/25/2012	111	136	ETHERNET/SD CONSTRAINTS	D8_FIYIN	07/02/2012
53		Temperature Sensors	D8_DOUG	06/07/2012	112	138	AUTO-CONSTRAINTS 1	D8_MARK	04/23/2012
54		System Fan	D8_DOUG	07/19/2012	113	139	AUTO-CONSTRAINTS 2	D8_MARK	04/23/2012
55		I and V Sense 2	D8_MARK	04/23/2012	114	140	AUTO-CONSTRAINTS 3	D8_MARK	04/23/2012
56		AUDIO: CODEC/REGULATORS	D8_DAVID	06/13/2012	115	141	AUTO-CONSTRAINTS 4	D8_MARK	04/23/2012
57		AUDIO: HEADPHONE AMP	D8_DAVID	06/13/2012	116	142	AUTO-CONSTRAINTS 5	D8_MARK	04/23/2012
58		AUDIO: LEFT SPKR AMP	D8_DAVID	06/13/2012	117	143	AUTO-CONSTRAINTS 6	D8_MARK	04/23/2012
59		AUDIO: RIGHT SPKR AMP	D8_DAVID	06/13/2012					

DRAWING TITLE		SCH, D8, MLB	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	1 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	1 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED.			

8

7

6

5

4

3

2

1

D

D

### System Block diagram can be found on Kismet

PATH: Kismet > K70/72 > Block Diagrams > K70 Block Diagram

C

C

B


B

A

A

D8\_MLB

01/05/2012

PAGE TITLE <b>System Block Diagram</b>		DRAWING NUMBER 051-9504	SIZE D
 Apple Inc.		REVISION 7.0.0	BRANCH prefsb
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 2 OF 143	SHEET 2 OF 117

8

7

6


5

4

3

2

1



High-side Component Total Power Keys

$$P_{CTR} = 1.176 * (P_{C0C} + P_{C0G} + P_{C0M}) + P_{C0S} + P_{C0I}$$

$$P_{GTR} = 1.176 * (P_{G0C} + P_{G0F}) + 5.7 \text{ (GK104/GK107_BLENDED_CONSTANT)}$$

$$P_{HOR} = P_{H02} + P_{H05}$$

SYNC MASTER=D8 MARK		SYNC DATE=04/23/2012	
<b>Power Block Diagram</b>			
Apple Inc.		DRAWING NUMBER 051-9504	SIZE D
		REVISION 7.0.0	BRANCH prefsb
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 3 OF 143	SHEET 3 OF 117

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3816	PCBA,MLB,2.9G,4C,GK107,SAM,D8	D8_COMMON,D8,CPU:4C_2P9GHZ,GPU:107EGE,FB:BOTH_SAMSUNG,EEEE:F2FR
639-3952	PCBA,MLB,3.1G,4C,GK107,SAM,D8	D8_COMMON,D8,CPU:4C_3P1GHZ,GPU:107EGE,FB:BOTH_SAMSUNG,EEEE:F49T
639-4092	PCBA,MLB,2.9G,4C,GK107,HYN.D8	D8_COMMON,D8,CPU:4C_2P9GHZ,GPU:107EGE,FB:BOTH_HYNIX,EEEE:F653
639-4093	PCBA,MLB,3.1G,4C,GK107,HYN.D8	D8_COMMON,D8,CPU:4C_3P1GHZ,GPU:107EGE,FB:BOTH_HYNIX,EEEE:F654
085-4433	PCBA,MLB,DEV,D8	DEVELOPMENT,D8_DEVEL

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7896	1	LABEL,MLB,2D	EEEE_DHNM	CRITICAL	EEEE:DHNM
825-7896	1	LABEL,MLB,2D	EEEE_F2FR	CRITICAL	EEEE:F2FR
825-7896	1	LABEL,MLB,2D	EEEE_F49V	CRITICAL	EEEE:F49V
825-7896	1	LABEL,MLB,2D	EEEE_F49T	CRITICAL	EEEE:F49T
825-7896	1	LABEL,MLB,2D	EEEE_F653	CRITICAL	EEEE:F653
825-7896	1	LABEL,MLB,2D	EEEE_F654	CRITICAL	EEEE:F654

BOM Groups

BOM GROUP	BOM OPTIONS
D8_COMMON	COMMON,ALTERNATE,D8_COMMON1,D8_PROGPARTS,D8_PRODUCTION
D8_COMMON1	XDP,RSMRST:GATE,SPEAKERID,VREF:CPU,TBTHV:P12V,FBA,FBB
D8_PROGPARTS	SMC:PROG,BOOTROM:PROG,TBTROM:PROG,CIVROM:PROG,CAMROM:PROG,BLCMCU:PROG
D8_DEVEL	XDP_CONN,LPCPLUS,VREFMRGN:EXT,DEVEL_AUDIO,TEMPSENSDEV
D8_PRODUCTION	VREFMRGN:N,PRODUCTION

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4355	1	SVB,S807A,PRO,N1,2.9,65N,4+1,1.1,6M,LGA	CPU	CRITICAL	CPU:4C_2P9GHZ
337S4372	1	SVB,S8079,PRO,N0,3.1,65N,4+1,1.1,6M,LGA	CPU	CRITICAL	CPU:4C_3P1GHZ

ASICs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4277	1	IC,PANTHER POINT,C1,RLJCT,PRO,8082277	U1800	CRITICAL	
338S1113	1	IC,TBT_CR-4C,B1,PRO,288 PCBGA,12X12806	U3600	CRITICAL	
337S4280	1	IC,GPU,NV GK107-GE-PS-A2	U8000	CRITICAL	GPU:107EGE
343S0616	1	IC,BCM57766A1,ENET6SD,8X8	U3900	CRITICAL	

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S3672	1	IC,EEPROM,CR,V14.1 (B1),D8	U3690	CRITICAL	TBTROM:PROG
335S0865	1	IC,EEPROM,SERIAL,8KB,MLP8	U3690	CRITICAL	TBTROM:BLANK
341S3673	1	IC,PROGRMD,EFI ROM,V00FC,D7/D8	U5110	CRITICAL	BOOTROM:PROG
335S0807	1	IC,64 MBIT SPI SERIAL FLASH	U5110	CRITICAL	BOOTROM:BLANK
341S3394	1	IC,PROGRMD,SMC,A3,V2.2A32,D8	U4900	CRITICAL	SMC:PROG
338S1098	1	IC,SMC,LX4FS1AH5BBC1GA3	U4900	CRITICAL	SMC:BLANK
341S3675	1	IC,CAMERA FLASH,V7228,D7/D8	U4202	CRITICAL	CAMROM:PROG
335S0852	1	IC,FLASH,SPI,1MBIT,3V3	U4202	CRITICAL	CAMROM:BLANK
341S3645	1	IC,ENET 1MBIT, SPI,ROM, V1.13 D8	U3990	CRITICAL	CIVROM:PROG
335S0862	1	IC,SERIAL FLASH,2MBIT, 2.7V, REF F	U3990	CRITICAL	CIVROM:BLANK
341S3674	1	IC,BLC,MCU, PREPROGRAMMED, V0204, D8	U9700	CRITICAL	BLCMCU:PROG
337S3978	1	IC,BLC MCU LPC1112PR064/01, LQFP64	U9700	CRITICAL	BLCMCU:BLANK

ALTERNATE: 335S0812

ALTERNATE: 335S0854

CPU SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0073	1	SOCKET,MOLEX,LGA1155,CPU-LF	U1000	CRITICAL	

CPU SOCKET ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
511S0071	511S0073		ALL	TYCO SOCKET
511S0072	511S0073		ALL	FOXCONN SOCKET

D8 SCHEMATIC / PCB #'S


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9504	1	SCH,MLB,D8	SCH1	CRITICAL	D8
820-3298	1	PCBF,MLB,D8	PCB1	CRITICAL	D8

D8 ALTERNATES


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0147	377S0126		ALL	USB diodes
157S0084	157S0058		ALL	Enet Magnetics
341S3644	341S3645		U3990	CIVROM
376S0975	376S1081		ALL	P/NCH DUAL FET
128S0365	128S0368		ALL	150UF CAPS BLK
138S0803	138S0804		ALL	2.2UF CAPS SOFT
102S0880	102S0879		ALL	0.010 OHM,1%,1206

VRAM MODULE PARTS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333S0619	4	IC,SORAN,GDDR5,32MX32,1.5GHZ,G-DIE,HF	U8400,U8450,U8500,U8550	CRITICAL	FB:BOTH_SAMSUNG
333S0620	4	IC,GDDR5,32MX32,1.5GHZ,VEGA 448M,8-DIE	U8400,U8450,U8500,U8550	CRITICAL	FB:BOTH_HYNIX

SYNC MASTER=D8 MLB		SYNC DATE=12/19/2011	
<b>BOM Configuration</b>			
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	4 OF 143
		SHEET	4 OF 117


LED GND ISOLATION SWITCH




S5 LED




S4 (SLEEP) LED




MEM 1V5\_S3 LED




SLP\_S3 LED




GPU VCORE LED




GPU FBVDD LED




PCH/GPU 1V05 LED




CPU 1V05\_S0 LED




CPU AXG LED




CPU VCORE LED




ALL\_SYS\_PWRGD LED




GPU\_GOOD LED



VIDEO\_ON LED




BLC\_EN LED




PAGE TITLE		SYNC MASTER=D8 TAVVS		SYNC DATE=06/22/2012	
<b>DEBUG LEDS</b>					
Apple Inc.		DRAWING NUMBER	051-9504	SIZE	D
		REVISION	7.0.0	BRANCH	prefsb
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	5 OF 143		
II NOT TO REPRODUCE OR COPY IT		SHEET	5 OF 117		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED			

MLB to AC-DC Supplemental Signal Connector




SILK\_PART=PWRSIG



CRITICAL  
J600  
43045-1201  
M-RT-FH-1

MLB to AC-DC Connector




G3 Rails

Always on: Keeps the PCH RTC alive




G3H Rails

On with AC/DC plugged in




S5 Rails

On when in S5




S4 Rails

Enabled when system has AC and is in run or sleep




S3 Rails

Enabled when system is in run or sleep



S0 Rails


Enabled when system is in run




PP1V8 S0



PP1V5 S0




PPDDRVT S0




PPDDRREF DQ MEM A S3




PPDDRREF CA MEM A S3



PPDDRREF DQ MEM B S3




PP1V05 S0 CPU




PP1V05 S0




PPVCCORE S0 CPU



PPVAXG S0



PPVCCSA S0



PP3V3 TBTLC



PP1V05 TBTLC




PP1V05 TBTLCIO



PP3V3 S0 SSD




Ground/Common




GPU Rails (S0)

Enabled when system is in run




PP1V05 S0 PCH



Thunderbolt Rails (S0)

Enabled when Thunderbolt cable is plugged in




SYNC MASTER=D8 DOUG		SYNC DATE=06/20/2012	
PAGE TITLE			
Power Connectors/Aliases		DRAWING NUMBER	051-9504
Apple Inc.		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	6 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	6 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1


CPU Heatsink

4MM PLATED HOLES (998-4158)




WIRELESS CARD MTG HOLES

998-4938 (PLATED HOLES, 1.9MM INNER DIAMETER, 4.3MM PAD)




GPU HEATSINK MOUNTING FEATURES

(998-5013. PLATED HOLE, 3.2MM DIA, 6MM PAD TOP/BOT)




HEATPIPE MTG HOLES

998-4640 (PLATED HOLES, 10MM DIA, 12MM PAD)




Rear Cover

998-5014 (PLATED HOLES, 4MM DRILL, 8.5MM TOP, 8MM BOT)




Rear Cover

860-1487 (PCB STANDOFF)



SSD STANDOFF

APN: 860-1461



D

D

C

C

B

B

A

A

8 7 6 5 4 3 2 1

SYNC MASTER=D8 MLB		SYNC DATE=03/25/2012	
PAGE TITLE: Holes/PD parts			
DRAWING NUMBER	051-9504		SIZE
			D
REVISION		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefsb	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		7 OF 143	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		7 OF 117	

8	7	6	5	4	3	2	1
<p><b>CPU Reserved</b></p> <p>TP_CPU_RSVD&lt;16..1&gt; == NC_CPU_RSVD&lt;16..1&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CPU_RSVD&lt;46..19&gt; == NC_CPU_RSVD&lt;46..19&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CPU_CFG&lt;15..12&gt; == NC_CPU_CFG&lt;15..12&gt; MAKE_BASE=TRUE</p> <p><b>CPU Memory</b></p> <p>TP_MEM_A_DQ_CB&lt;7..0&gt; == NC_MEM_A_DQ_CB&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_MEM_A_DQS_N&lt;8&gt; == NC_MEM_A_DQS_N&lt;8&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_MEM_A_DQS_P&lt;8&gt; == NC_MEM_A_DQS_P&lt;8&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_MEM_B_DQ_CB&lt;7..0&gt; == NC_MEM_B_DQ_CB&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_MEM_B_DQS_N&lt;8&gt; == NC_MEM_B_DQS_N&lt;8&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_MEM_B_DQS_P&lt;8&gt; == NC_MEM_B_DQS_P&lt;8&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p><b>PCH PCIe</b></p> <p>TP_PCIE1_D2RN == NC_PCIE1_D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE1_D2RP == NC_PCIE1_D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE1_R2D_CN == NC_PCIE1_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE1_R2D_CP == NC_PCIE1_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE2_D2RN == NC_PCIE2_D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE2_D2RP == NC_PCIE2_D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE2_R2D_CN == NC_PCIE2_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE2_R2D_CP == NC_PCIE2_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DMI_MIDBUS_CLK100M_N == NC_DMI_MIDBUS_CLK100M_N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DMI_MIDBUS_CLK100M_P == NC_DMI_MIDBUS_CLK100M_P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE0N == NC_PCIE_CLK100M_PE0N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE0P == NC_PCIE_CLK100M_PE0P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE4N == NC_PCIE_CLK100M_PE4N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE4P == NC_PCIE_CLK100M_PE4P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE5N == NC_PCIE_CLK100M_PE5N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE5P == NC_PCIE_CLK100M_PE5P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE6N == NC_PCIE_CLK100M_PE6N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE6P == NC_PCIE_CLK100M_PE6P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE7N == NC_PCIE_CLK100M_PE7N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE7P == NC_PCIE_CLK100M_PE7P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PE_TX_N&lt;3..0&gt; == NC_PE_TX_N&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PE_TX_P&lt;3..0&gt; == NC_PE_TX_P&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PE_RX_N&lt;3..0&gt; == NC_PE_RX_N&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PE_RX_P&lt;3..0&gt; == NC_PE_RX_P&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p><b>PCH USB</b></p> <p>USB_PCH_4_N == NC_USB_PCH_4N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_4_P == NC_USB_PCH_4P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_5_N == NC_USB_PCH_5N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_5_P == NC_USB_PCH_5P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_6_N == NC_USB_PCH_6N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_6_P == NC_USB_PCH_6P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_11_N == NC_USB_PCH_11N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_11_P == NC_USB_PCH_11P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_12_N == NC_USB_PCH_12N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_12_P == NC_USB_PCH_12P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_13_N == NC_USB_PCH_13N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_13_P == NC_USB_PCH_13P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p><b>PCH Clocks</b></p> <p>TP_PCH_CLKOUT_DPN == NC_PCH_CLKOUT_DPNX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_CLKOUT_DPP == NC_PCH_CLKOUT_DPPX MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH_CLK25M_XTALOUT == NC_PCH_CLK25M_XTALOUT MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_GPIO64_CLKOUTFLEX0 == NC_PCH_GPIO64_CLKOUTFLEX0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_GPIO65_CLKOUTFLEX1 == NC_PCH_GPIO65_CLKOUTFLEX1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_GPIO66_CLKOUTFLEX2 == NC_PCH_GPIO66_CLKOUTFLEX2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_GPIO67_CLKOUTFLEX3 == NC_PCH_GPIO67_CLKOUTFLEX3 MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p><b>PCH Unused Display</b></p> <p>TP_CRT_IG_RED == NC_CRT_IG_RED MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CRT_IG_GREEN == NC_CRT_IG_GREEN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CRT_IG_BLUE == NC_CRT_IG_BLUE MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CRT_IG_HSYNC == NC_CRT_IG_HSYNC MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CRT_IG_VSYNC == NC_CRT_IG_VSYNC MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CRT_IG_DDC_CLK == NC_CRT_IG_DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CRT_IG_DDC_DATA == NC_CRT_IG_DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_MLN&lt;3..0&gt; == NC_DP_IG_B_MLN&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_MLP&lt;3..0&gt; == NC_DP_IG_B_MLP&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_AUX_N == NC_DP_IG_B_AUXN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_AUX_P == NC_DP_IG_B_AUXP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_HPD == NC_DP_IG_B_HPD MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_DDC_CLK == NC_DP_IG_B_DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_DDC_DATA == NC_DP_IG_B_DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_MLN&lt;3..0&gt; == NC_DP_IG_C_MLN&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_MLP&lt;3..0&gt; == NC_DP_IG_C_MLP&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_AUX_N == NC_DP_IG_C_AUXN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_AUX_P == NC_DP_IG_C_AUXP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_HPD == NC_DP_IG_C_HPD MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_CTRL_CLK == NC_DP_IG_C_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_CTRL_DATA == NC_DP_IG_C_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_MLN&lt;3..0&gt; == NC_DP_IG_D_MLN&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_MLP&lt;3..0&gt; == NC_DP_IG_D_MLP&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_AUXN == NC_DP_IG_D_AUXN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_AUXP == NC_DP_IG_D_AUXP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_HPD == NC_DP_IG_D_HPD MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_CTRL_CLK == NC_DP_IG_D_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_CTRL_DATA == NC_DP_IG_D_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SDVO_TVCLKINN == NC_SDVO_TVCLKINN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SDVO_TVCLKINP == NC_SDVO_TVCLKINP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SDVO_STALLN == NC_SDVO_STALLN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SDVO_STALLP == NC_SDVO_STALLP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SDVO_INTN == NC_SDVO_INTN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SDVO_INTP == NC_SDVO_INTP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_L_BKLTCTL == NC_PCH_L_BKLTCTL MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_L_BKLTEN == NC_PCH_L_BKLTEN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_L_VDD_EN == NC_PCH_L_VDD_EN MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p><b>PCH SATA</b></p> <p>TP_SATA_C_R2D_CN == NC_SATA_C_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_C_R2D_CP == NC_SATA_C_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_C_D2RN == NC_SATA_C_D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_C_D2RP == NC_SATA_C_D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_D_R2D_CN == NC_SATA_D_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_D_R2D_CP == NC_SATA_D_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_D_D2RN == NC_SATA_D_D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_D_D2RP == NC_SATA_D_D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_E_R2D_CN == NC_SATA_E_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_E_R2D_CP == NC_SATA_E_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_E_D2RN == NC_SATA_E_D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_E_D2RP == NC_SATA_E_D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_F_R2D_CN == NC_SATA_F_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_F_R2D_CP == NC_SATA_F_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_F_D2RN == NC_SATA_F_D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_F_D2RP == NC_SATA_F_D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p><b>PCH Reserved</b></p> <p>TP_PCH_RESERVE_0 == NC_PCH_RESERVE_0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_1 == NC_PCH_RESERVE_1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_2 == NC_PCH_RESERVE_2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_3 == NC_PCH_RESERVE_3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_4 == NC_PCH_RESERVE_4 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_5 == NC_PCH_RESERVE_5 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_6 == NC_PCH_RESERVE_6 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_7 == NC_PCH_RESERVE_7 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_8 == NC_PCH_RESERVE_8 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_9 == NC_PCH_RESERVE_9 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_10 == NC_PCH_RESERVE_10 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_11 == NC_PCH_RESERVE_11 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_12 == NC_PCH_RESERVE_12 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_13 == NC_PCH_RESERVE_13 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_14 == NC_PCH_RESERVE_14 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_15 == NC_PCH_RESERVE_15 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_16 == NC_PCH_RESERVE_16 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_17 == NC_PCH_RESERVE_17 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_18 == NC_PCH_RESERVE_18 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_19 == NC_PCH_RESERVE_19 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_20 == NC_PCH_RESERVE_20 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_21 == NC_PCH_RESERVE_21 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_22 == NC_PCH_RESERVE_22 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_23 == NC_PCH_RESERVE_23 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_24 == NC_PCH_RESERVE_24 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_25 == NC_PCH_RESERVE_25 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_26 == NC_PCH_RESERVE_26 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_27 == NC_PCH_RESERVE_27 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_28 == NC_PCH_RESERVE_28 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p><b>PCH and CPU FDI</b></p> <p>TP_CPU_FDI_TX_N&lt;7..0&gt; == NC_CPU_FDI_TXN&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CPU_FDI_TX_P&lt;7..0&gt; == NC_CPU_FDI_TFX&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH_FDI_RX_N&lt;7..0&gt; == NC_PCH_FDI_RNX&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH_FDI_RX_P&lt;7..0&gt; == NC_PCH_FDI_RPX&lt;7..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CPU_FDI_FSYNC&lt;1..0&gt; == NC_CPU_FDI_FSYNC&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CPU_FDI_LSYNC&lt;1..0&gt; == NC_CPU_FDI_LSYNC&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CPU_FDI_INT == NC_CPU_FDI_INT MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH_FDI_FSYNC&lt;1..0&gt; == NC_PCH_FDI_FSYNC&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH_FDI_LSYNC&lt;1..0&gt; == NC_PCH_FDI_LSYNC&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH_FDI_INT == NC_PCH_FDI_INT MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p><b>PCH Test Points</b></p> <p>TP_PCH_TP1 == NC_PCH_TP1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP2 == NC_PCH_TP2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP3 == NC_PCH_TP3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP4 == NC_PCH_TP4 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP5 == NC_PCH_TP5 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP6 == NC_PCH_TP6 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP7 == NC_PCH_TP7 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP8 == NC_PCH_TP8 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP9 == NC_PCH_TP9 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP10 == NC_PCH_TP10 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP11 == NC_PCH_TP11 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP12 == NC_PCH_TP12 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP13 == NC_PCH_TP13 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP14 == NC_PCH_TP14 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP15 == NC_PCH_TP15 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP16 == NC_PCH_TP16 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP17 == NC_PCH_TP17 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP18 == NC_PCH_TP18 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP19 == NC_PCH_TP19 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP20 == NC_PCH_TP20 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p><b>PCH PCI</b></p> <p>TP_PCI_AD&lt;31..0&gt; == NC_PCI_AD&lt;31..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCI_C_BE_L&lt;3..0&gt; == NC_PCI_C_BE_L&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCI_PAR == NC_PCI_PAR MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCI_RESET_L == NC_PCI_RESET_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_PCI_GNT0_L == NC_PCH_GNT0_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_INIT3V3_L == NC_PCH_INIT3V3_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_LPC_DREQ0_L == NC_LPC_DREQ0_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p><b>PCH Miscellaneous</b></p> <p>TP_HDA_SDIN1 == NC_HDA_SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_HDA_SDIN2 == NC_HDA_SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_HDA_SDIN3 == NC_HDA_SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_PWM0 == NC_PCH_PWM0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_PWM1 == NC_PCH_PWM1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_PWM2 == NC_PCH_PWM2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_PWM3 == NC_PCH_PWM3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_SST == NC_PCH_SST MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_CL_CLK1 == NC_PCH_CL_CLK1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_CL_DATA1 == NC_PCH_CL_DATA1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_CL_RST1 == NC_PCH_CL_RST1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCI_CLK33M_OUT2 == NC_PCI_CLK33M_OUT2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCI_CLK33M_OUT3 == NC_PCI_CLK33M_OUT3 MAKE_BASE=TRUE NO_TEST=TRUE</p>			

SYNC MASTER=D8 MLB ULTIMATE SYNC DATE=04/02/2012

Unused Signal Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: 051-9504  
REVISION: 7.0.0  
BRANCH: prefsb  
PAGE: 8 OF 143  
SHEET: 8 OF 117



8

7

6

5

4

3

2

1

D

D

ALIASES (BLANK)

C


C

B

B

A

A

SYNC MASTER=K70 MLB		SYNC DATE=08/23/2011	
PAGE TITLE			
<b>Signal Aliases</b>			
 Apple Inc.	DRAWING NUMBER	051-9504	SIZE
	REVISION	7.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	prefsb	
	PAGE	9 OF 143	
	SHEET	9 OF 117	

8

7

6


5

4

3

2

1



( IVY BRIDGE EDS #473717 TABLE 6-5 )

CFG [1:0]	RESERVED CONFIGURATION LANE				
CFG [2]	PCIE STATIC X16 LANE REVERSAL	1 = NORMAL OPERATION	0 = LANES REVERSED		
CFG [3]	PCIE STATIC X4 LANE REVERSAL	1 = NORMAL OPERATION	0 = LANES REVERSED		
CFG [4]	RESERVED CONFIGURATION LANE				
CFG [6:5]	PCIE BIFURCATION	11 = 1 X16 (DEFAULT)	10 = 2 X8	01 = RSVD	00 = 1 X8, 2 X4
CFG [17:7]	RESERVED CONFIGURATION LANE				

SYNC MASTER=D8 ROSITA SYNC DATE=03/23/2012

**CPU DMI/PEG/FDI/RSVD**

Apple Inc.

DRAWING NUMBER: 051-9504 SIZE: D


REVISION: 7.0.0

BRANCH: prefsb

PAGE: 10 OF 143

SHEET: 10 OF 117

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



SYNC MASTER=D7 MLB		SYNC DATE=03/15/2012	
PAGE TITLE <b>CPU CLOCK/MISC/JTAG</b>			
DRAWING NUMBER 051-9504		SIZE D	
REVISION 7.0.0		BRANCH prefsb	
PAGE 11 OF 143		SHEET 11 OF 117	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

D

C

B



A

D

C

B

A



SYNC MASTER=D7 MLB SYNC DATE=03/15/2012

CPU DDR3 INTERFACES

Apple Inc.

DRAWING NUMBER 051-9504 SIZE D


REVISION 7.0.0

BRANCH prefsb


PAGE 12 OF 143

SHEET 12 OF 117

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



SYNC MASTER=D7 MLB		SYNC DATE=03/15/2012	
<b>CPU POWER</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9504	D
		REVISION	
		7.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		prefsb	
		PAGE	13 OF 143
		SHEET	13 OF 117



OMIT TABLE  
U1000  
IVY-BRIDGE  
BGA-SKT-K70

SYM 8 OF 10

A17	VSS_001	VSS_091	AM27
A23	VSS_002	VSS_092	AM3
A26	VSS_003	VSS_093	AM30
A29	VSS_004	VSS_094	AM36
A35	VSS_005	VSS_095	AM37
AA33	VSS_006	VSS_096	AM38
AA34	VSS_007	VSS_097	AM39
AA35	VSS_008	VSS_098	AM4
AA36	VSS_009	VSS_099	AM40
AA37	VSS_010	VSS_100	AM5
AA38	VSS_011	VSS_101	AN10
AA6	VSS_012	VSS_102	AN11
AB5	VSS_013	VSS_103	AN14
AC1	VSS_014	VSS_104	AN17
AC6	VSS_015	VSS_105	AN19
AD33	VSS_016	VSS_106	AN22
AD36	VSS_017	VSS_107	AN24
AD38	VSS_018	VSS_108	AN27
AD39	VSS_019	VSS_109	AN30
AD40	VSS_020	VSS_110	AN31
AD5	VSS_021	VSS_111	AN32
AD8	VSS_022	VSS_112	AN33
AE3	VSS_023	VSS_113	AN34
AE33	VSS_024	VSS_114	AN35
AE36	VSS_025	VSS_115	AN36
AF1	VSS_026	VSS_116	AN5
AF34	VSS_027	VSS_117	AN6
AF36	VSS_028	VSS_118	AN7
AF37	VSS_029	VSS_119	AN8
AF40	VSS_030	VSS_120	AN9
AF5	VSS_031	VSS_121	AP1
AF6	VSS_032	VSS_122	AP11
AF7	VSS_033	VSS_123	AP14
AG36	VSS_034	VSS_124	AP17
AH2	VSS_035	VSS_125	AP22
AH3	VSS_036	VSS_126	AP25
AH33	VSS_037	VSS_127	AP27
AH36	VSS_038	VSS_128	AP30
AH37	VSS_039	VSS_129	AP36
AH38	VSS_040	VSS_130	AP37
AH39	VSS_041	VSS_131	AP4
AH40	VSS_042	VSS_132	AP40
AH5	VSS_043	VSS_133	AP5
AH8	VSS_044	VSS_134	AR11
AJ12	VSS_045	VSS_135	AR14
AJ15	VSS_046	VSS_136	AR17
AJ18	VSS_047	VSS_137	AR18
AJ21	VSS_048	VSS_138	AR19
AJ25	VSS_049	VSS_139	AR27
AJ27	VSS_050	VSS_140	AR30
AJ36	VSS_051	VSS_141	AR36
AJ5	VSS_052	VSS_142	AR5
AK1	VSS_053	VSS_143	AT1
AK10	VSS_054	VSS_144	AT10
AK13	VSS_055	VSS_145	AT12
AK14	VSS_056	VSS_146	AT13
AK16	VSS_057	VSS_147	AT15
AK22	VSS_058	VSS_148	AT16
AK28	VSS_059	VSS_149	AT17
AK31	VSS_060	VSS_150	AT2
AK32	VSS_061	VSS_151	AT25
AK33	VSS_062	VSS_152	AT27
AK34	VSS_063	VSS_153	AT28
AK35	VSS_064	VSS_154	AT29
AK36	VSS_065	VSS_155	AT3
AK37	VSS_066	VSS_156	AT30
AK4	VSS_067	VSS_157	AT31
AK40	VSS_068	VSS_158	AT32
AK5	VSS_069	VSS_159	AT33
AK6	VSS_070	VSS_160	AT34
AK7	VSS_071	VSS_161	AT35
AK8	VSS_072	VSS_162	AT36
AK9	VSS_073	VSS_163	AT37
AL11	VSS_074	VSS_164	AT38
AL14	VSS_075	VSS_165	AT39
AL17	VSS_076	VSS_166	AT4
AL19	VSS_077	VSS_167	AT40
AL24	VSS_078	VSS_168	AT5
AL27	VSS_079	VSS_169	AT6
AL30	VSS_080	VSS_170	AT7
AL36	VSS_081	VSS_171	AT8
AL5	VSS_082	VSS_172	AT9
AM1	VSS_083	VSS_173	AU1
AM11	VSS_084	VSS_174	AU15
AM14	VSS_085	VSS_175	AU26
AM17	VSS_086	VSS_176	AU34
AM2	VSS_087	VSS_177	AU4
AM21	VSS_088	VSS_178	AU6
AM23	VSS_089	VSS_179	AU8
AM25	VSS_090	VSS_180	AV10

OMIT TABLE  
U1000  
IVY-BRIDGE  
BGA-SKT-K70

SYM 9 OF 10

AV11	VSS_181	VSS_271	G8
AV14	VSS_182	VSS_272	H1
AV17	VSS_183	VSS_273	H17
AV3	VSS_184	VSS_274	H2
AV35	VSS_185	VSS_275	H20
AV38	VSS_186	VSS_276	H23
AV6	VSS_187	VSS_277	H26
AW10	VSS_188	VSS_278	H29
AW11	VSS_189	VSS_279	H33
AW14	VSS_190	VSS_280	H35
AW16	VSS_191	VSS_281	H37
AW36	VSS_192	VSS_282	H39
AW6	VSS_193	VSS_283	H5
AY11	VSS_194	VSS_284	H6
AY14	VSS_195	VSS_285	H9
AY18	VSS_196	VSS_286	J11
AY35	VSS_197	VSS_287	J17
AY4	VSS_198	VSS_288	J20
AY6	VSS_199	VSS_289	J23
AY8	VSS_200	VSS_290	J26
B10	VSS_201	VSS_291	J29
B13	VSS_202	VSS_292	J32
B14	VSS_203	VSS_293	K1
B17	VSS_204	VSS_294	K12
B23	VSS_205	VSS_295	K13
B26	VSS_206	VSS_296	K14
B29	VSS_207	VSS_297	K17
B32	VSS_208	VSS_298	K2
B35	VSS_209	VSS_299	K20
B38	VSS_210	VSS_300	K23
B6	VSS_211	VSS_301	K26
C11	VSS_212	VSS_302	K29
C12	VSS_213	VSS_303	K33
C17	VSS_214	VSS_304	K35
C20	VSS_215	VSS_305	K37
C23	VSS_216	VSS_306	K39
C26	VSS_217	VSS_307	K5
C29	VSS_218	VSS_308	K6
C32	VSS_219	VSS_309	L10
C35	VSS_220	VSS_310	L17
C7	VSS_221	VSS_311	L20
C8	VSS_222	VSS_312	L23
D17	VSS_223	VSS_313	L26
D2	VSS_224	VSS_314	L29
D20	VSS_225	VSS_315	L8
D23	VSS_226	VSS_316	M1
D26	VSS_227	VSS_317	M17
D29	VSS_228	VSS_318	M2
D32	VSS_229	VSS_319	M20
D37	VSS_230	VSS_320	M23
D39	VSS_231	VSS_321	M26
D4	VSS_232	VSS_322	M29
D5	VSS_233	VSS_323	M33
D9	VSS_234	VSS_324	M35
E11	VSS_235	VSS_325	M37
E12	VSS_236	VSS_326	M39
E17	VSS_237	VSS_327	M5
E20	VSS_238	VSS_328	M6
E23	VSS_239	VSS_329	M9
E26	VSS_240	VSS_330	N8
E29	VSS_241	VSS_331	P1
E32	VSS_242	VSS_332	P2
E36	VSS_243	VSS_333	P36
E7	VSS_244	VSS_334	P38
E8	VSS_245	VSS_335	P40
F1	VSS_246	VSS_336	P5
F10	VSS_247	VSS_337	P6
F13	VSS_248	VSS_338	R33
F14	VSS_249	VSS_339	R35
F17	VSS_250	VSS_340	R37
F2	VSS_251	VSS_341	R39
F20	VSS_252	VSS_342	R8
F23	VSS_253	VSS_343	T1
F26	VSS_254	VSS_344	T5
F29	VSS_255	VSS_345	T6
F35	VSS_256	VSS_346	U8
F37	VSS_257	VSS_347	V1
F39	VSS_258	VSS_348	V2
F5	VSS_259	VSS_349	V33
F6	VSS_260	VSS_350	V34
F9	VSS_261	VSS_351	V35
G11	VSS_262	VSS_352	V36
G12	VSS_263	VSS_353	V37
G17	VSS_264	VSS_354	V38
G20	VSS_265	VSS_355	V39
G23	VSS_266	VSS_356	V40
G26	VSS_267	VSS_357	V5
G29	VSS_268	VSS_358	W6
G34	VSS_269	VSS_359	Y5
G7	VSS_270	VSS_360	Y8

SYNC MASTER=D7 MLB SYNC DATE=03/15/2012

**CPU GROUNDS**

Apple Inc. DRAWING NUMBER: 051-9504 SIZE: D


REVISION: 7.0.0

BRANCH: prefsb

PAGE: 14 OF 143

SHEET: 14 OF 117

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



IVB PCIe Straps configuration:  
 CFG[5:6] = Sel PCIe Cfg    CFG[3]=Direct/Rev for X4    CFG[2]= Direct/Rev for x16  
           11 = 1x16 (default)    1 = DIR                    1 = DIR  
           10 = 2x8                0 = REV                    0 = REV  
           00 = 1x8,2x4

UNUSED clock terminations for FCIM MODE

18_PCH_CLKIN_GND1	10K	R1551
18_PCH_CLKIN_GND0	10K	R1550
16_PCH_CLK14P3M_REFCLK	10K	R1549
16_PCH_CLK100M_DMIN	10K	R1548
16_PCH_CLK100M_DMIP	10K	R1547
16_PCH_CLK100M_SATAN	10K	R1546
16_PCH_CLK100M_SATAP	10K	R1545
16_PCH_CLK96M_DOTN	10K	R1544
16_PCH_CLK96M_DOTP	10K	R1543

SYNC MASTER=D8 MLB		SYNC DATE=03/29/2012	
STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	15 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	15 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

DP\_AUXIO EN Inversion  
 Inverts PCH GPIO DP\_AUXCH\_ISOL to drive DP\_AUXIO\_EN for external DP

DP\_AUXCH\_ISOL IS ACTIVE LOW!

DP\_AUXIO\_EN GLITCHES ON S0/S3 TRANSITIONS RDAR://11085566

D7/D7I: CHECK CACTUSRIDGE POWER SEQUENCING & LEAKAGE RDAR://10739300

D8: ISOLATION FET TO PREVENT TBT 3V3\_TBTLIC LEAKAGE RDAR://10885566


ISOLATION FET TO PREVENT LEAKAGE ON AP\_PWR\_EN AND AP\_CLKREQ\_L RDAR://11068662

### CPU VCORE DECOUPLING

14x 22UF,0805 INTEL RECOMMENDATION 18X 22UF 0805 (14 Inside cavity and 4 North of processor)

PLACEMENT\_NOTE (C1600-C1613): REPLACED WITH 603 PER RDAR://10700439


66 51 16 13 7 =PPVCORE\_S0\_CPU



BULK CAPS ON CPU VREG PAGE 72

10x 10UF and 10x 1UF CAPACITORS

Place inside socket cavity




### CPU VCCIO DECOUPLING

8X 22UF 0805, 6X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805,16X 0805 placeholders


PLACEMENT\_NOTE (C1650-C1657):

13 11 10 6 28 =PPVCCIO\_S0\_CPU




PLACEMENT\_NOTE (C1660-C1665):

Place at edge of socket.




BULK CAPS ON CPU VREG PAGE 74



### CPU VCCSA DECOUPLING

2x 10uF 0603. INTEL RECOMMENDATION 2X 10uF 0805


13 6 =PPVCCSA\_S0\_CPU



Bulk decoupling is on VCCSA reg page 75

### Memory (CPU VCCDDR) DECOUPLING


13 11 6 =PP1V5\_S0\_CPU\_MEM



### PLL (CPU VCCSFR) DECOUPLING

2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 1x 10uF 0805

13 6 =PP1V8\_S0\_CPU\_PLL



BULK CAPS ON VTT REG PAGE 77

PAGE TITLE		DRAWING NUMBER	
CPU NON-GFX DECOUPLING		051-9504	
Apple Inc.		REVISION	
		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefsb	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		16 OF 143	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		16 OF 117	




### VAXG DECOUPLING

INTEL RECOMMENDATION 4X22UF 0805,3X 4.7UF

PLACEMENT\_NOTE (C1704-C1709):


Place inside socket cavity

### AXG BULK CAPS




SYNC MASTER=D8 KOSECOFF SYNC DATE=01/26/2012

PAGE TITLE <b>GFX DECOUPLING &amp; PCH PWR ALIAS</b>		
DRAWING NUMBER <b>051-9504</b>	SIZE <b>D</b>	
	REVISION <b>7.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <b>prefsb</b>
		PAGE <b>17 OF 143</b>
		SHEET <b>17 OF 117</b>



PAGE TITLE		SYNC DATE=N/A	
<b>PCH SATA/PCIE/CLK/LPC/SPI</b>			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	18 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	18 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SIGNAL\_MODEL=EMPTY  
 SIGNAL\_MODEL=EMPTY  
 SIGNAL\_MODEL=EMPTY  
 SIGNAL\_MODEL=EMPTY  
 SIGNAL\_MODEL=EMPTY  
 SIGNAL\_MODEL=EMPTY

SYNC MASTER=D7 MLB SYNC DATE=03/15/2012

PCH PCI/USB

Apple Inc.






DRAWING NUMBER: 051-9504 SIZE: D

REVISION: 7.0.0

BRANCH: prefsb

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 20 OF 143 SHEET: 20 OF 117



RDAR:///11363991 D7/D7I/D8/J35/J36: RENAME GPU/TBT MUX SELECT TO DP\_TBT\_SEL

SYNC MASTER=D8 MLB		SYNC DATE=N/A	
<b>PCH MISC</b>			
	DRAWING NUMBER	051-9504	SIZE
	REVISION	7.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	21 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	21 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






SYNC MASTER=D7 MLB		SYNC DATE=03/15/2012	
<b>PCH GROUNDS</b>			
		DRAWING NUMBER	SIZE
		051-9504	D
		REVISION	
		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefs	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		23 OF 143	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		23 OF 117	






### CPU Micro2-XDP



### PCH Micro2-XDP



PCH Signals	XDP Signals
USB_EXT_A_OC_R_L	XDP_DA0_USB_EXT_A_OC_L
USB_EXT_B_OC_R_L	XDP_DA1_USB_EXT_B_OC_L
USB_EXT_C_OC_R_L	XDP_DA2_USB_EXT_C_OC_L
USB_EXT_D_OC_R_L	XDP_DA3_USB_EXT_D_OC_L
USB_EXT_B_OC_EHCI_R_L	XDP_DB0_USB_EXT_B_OC_EHCI_L
USB_EXT_D_OC_EHCI_R_L	XDP_DB1_USB_EXT_D_OC_EHCI_L
AP_PWR_EN_R	XDP_DB2_AP_PWR_EN
SDCONN_STATE_CHANGE_R	XDP_DB3_SDCONN_STATE_CHANGE
TBT_CIO_PLUG_EVENT_R	XDP_FC1_TBT_CIO_PLUG_EVENT
ISOLATE_CPU_MEM_R_L	XDP_DC0_ISOLATE_CPU_MEM_L
GPU_GOOD_R	XDP_DC1_GPU_GOOD
DP_AUXCH_ISOL_R	XDP_DC2_DP_AUXCH_ISOL
SATARDVR_EN_R	XDP_DC3_SATARDVR_EN
DP_TBT_SEL_R	XDP_DD0_DP_TBT_SEL
JTAG_TBT_TCK_R	XDP_DD1_JTAG_TBT_TCK
AUD_IPHS_SWITCH_EN_PCH_R	XDP_DD2_AUD_IPHS_SWITCH_EN_PCH
ENET_LOW_PWR_PCH_R	XDP_DD3_ENET_LOW_PWR_PCH
XDP_PIN03	XDP_FC0_PCH_GPIO15

**PCH/XDP Signal Isolation Notes:**


- USB OC#'s not isolated, avoid USB port overcurrent events while using PCH XDP.
- Unused GPIOs 0 & 15 not isolated.
- MXM GOOD not isolated as only LED is affected.
- For isolated GPIOs:
  - 'Output' non-XDP signals require pulls.
  - 'Output' PCH/XDP signals require pulls.

If PCH XDP not implemented, all of R2524-R2537 can be replaced with aliases. Otherwise these R's must be stuffed even in production so that PCH pins connect to appropriate non-XDP signals on PCB.


R2524-R2537 should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

SYNC MASTER=D7 MLB		SYNC DATE=01/26/2012	
<b>CPU and PCH XDP</b>			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	25 OF 143
		SHEET	25 OF 117
		SIZE	D


### System 25MHz Clock Generator




### RTC Power Sources




### PCH 25MHz CLOCK




GPIO Isolation to prevent glitches on critical core well GPIOs




### PCH RTC Crystal




### Clock series termination




### Platform Reset Connections



### Reset Button



PAGE TITLE		SYNC MASTER=D8 MLB		SYNC DATE=N/A	
<b>CHIPSET SUPPORT</b>					
Apple Inc.		DRAWING NUMBER	051-9504	SIZE	D
		REVISION	7.0.0	BRANCH	prefsb
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	26 OF 143	SHEET	26 OF 117



SYNC MASTER=D8 ROSITA		SYNC DATE=03/23/2012	
PAGE TITLE			
<b>USB 2.0 HUB (BT/SMC)</b>			
		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	27 OF 143
		SHEET	27 OF 117
		SIZE	D

# MEM\_RESET\_L Generator


The circuits below handle MEMVTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behaviour of signals.

WHEN HIGH: MEM\_RESET\_L NOT ISOLATED.

WHEN LOW: MEM\_RESET\_L IS ISOLATED.

MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L (Block CPU from driving MEM\_RESET\_L in S3)



# MEMVTT EN Generator


rdar://11117167

Enables MEMVTT when PCH drives CPU PWRGD.

CPU does not drive MEM\_CKE until VCCORE activated but CPU 1V5 (VDDQ) leaks into it. Clamping MEMVTT will keep the MEM\_CKE low until CPU actively controls it.


MEMVTT Clamp actively holds MEMVTT rail low until MEMVTT is enabled.

MEMVTT\_EN = CPU\_PWRGD \* PM\_SLP\_S3\_L (VTT is enabled when PCH tells CPU to enable VCCORE)




# 1V5 S0 "PGOOD" for CPU

With optional delay from 1V5 S0 PGOOD



# MEMVTT Clamp

Ensures CKE signals are held low in S3 and in S0 before CPU PWRGD



Step	ISOLATE_CPU_MEM_L	PM_SLP_S3_L	CPU_PWRGD	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	CPU_MEM_RESET_L	1	1
1	1	1	1	1	1	1
2	0	1	1	1	1	1
3	0	0	0	X	1	0
4	0	0	0	X	1	0
5	0	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	1	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: On a S5->S0 transition, ISOLATE\_CPU\_MEM\_L will default low.

Rails will power-up as if from S3, but MEM\_RESET\_L now needs to be asserted in S0. Software must de-assert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=D8 MARK SYNC DATE=04/23/2012

CPU Memory S3 Support

Apple Inc.

DRAWING NUMBER: 051-9504

REVISION: 7.0.0

BRANCH: prefsb

PAGE: 28 OF 143

SHEET: 28 OF 117


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED








Page Notes


Power aliases required by this page:
- =PP1V5\_S0\_MEM\_B
- =PPVDDO\_S3\_MEM\_B
- =PPDDRVTT\_S0\_MEM\_B
- =PPSP0\_S0\_MEM\_B (2.5 - 3.3V)
Signal aliases required by this page:
- =I2C\_S0DIMM\_SCL
- =I2C\_S0DIMM\_SDA
BOM options provided by this page:
(NONE)



DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



P/N: 516S1030




Metadata block containing page title 'DDR3 SO-DIMM CONNECTOR B SLOT0', drawing number '051-9504', revision '7.0.0', and Apple Inc. logo. It also includes a notice of proprietary property and sheet information '31 OF 117'.

Page Notes


Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_B  
 - =PPVDDO\_S3\_MEM\_B  
 - =PPDDRVTT\_S0\_MEM\_B  
 - =PP3V3\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:  
 - =I2C\_S0DIMM\_SCL  
 - =I2C\_S0DIMM\_SDA








BOM options provided by this page:  
 (NONE)



P/N: 516S1030



DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



SYNC MASTER=D8 KOSECOFF		SYNC DATE=03/19/2012	
PAGE TITLE: DDR3 SO-DIMM CONNECTOR B SLOT1			
Apple Inc.		DRAWING NUMBER: 051-9504	SIZE: D
		REVISION: 7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH: prefsb	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE: 32 OF 143	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 32 OF 117	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







# VRef DQ

Driven by CPU

NOTE: CPU DAC output step sizes:  
DDR3 (1.5V) 7.70mV per step



RST\* on 'platform reset' so that system watchdog will disable margining.

NOTE: MEMVREG and FRAMEBUF share a DAC output, cannot enable both at the same time!

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11680004	2	RES,MTL,FLM,0.5%,402,SM,LF	R3403,R3405		VREFMGRN:N

	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	C	C	D	D
PCA9557D Pin:	3	4	5	6
Nominal value	0.75V (DAC: 0x3A)	1.5V (DAC: 0x3A)	1.500V - 2.000V (+/- 500mV)	1.267V (DAC: 0x8B)
Margined target:	0.300V - 1.200V (+/- 450mV)	0.000V - 3.000V (+/- 500mV)	0.000V - 3.000V (0x00 - 0x74)	1.056V - 1.442V (+/- 180mV)
DAC range:	0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.000V (0x00 - 0x74)	+61uA - -61uA (- = sourced)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:	+3.4mA - -3.4mA (- = sourced)	+61uA - -61uA (- = sourced)	8.59mV / step @ output	+6.0mA - -5.0mA (- = sourced)
DAC step size:	7.69mV / step @ output			1.51mV / step @ output

SYNC MASTER=DB KOSECOFF SYNC DATE=03/19/2012



PAGE TITLE: **DDR3/FRAMEBUF VREF MARGINING**

Apple Inc.


DRAWING NUMBER	051-9504	SIZE	D
REVISION	7.0.0	BRANCH	prefsb
PAGE	34 OF 143	SHEET	34 OF 117

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

# AIRPORT BLUETOOTH



SYNC MASTER=D8 FIVIN		SYNC DATE=07/02/2012	
PAGE TITLE			
AIRPORT/BT		DRAWING NUMBER	SIZE
Apple Inc.		051-9504	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		7.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		prefsb	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		35 OF 143	
		SHEET	
		35 OF 117	




NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

SYNC MASTER=D8 MLB		SYNC DATE=N/A	
<b>Thunderbolt Host (1 of 2)</b>			
Apple Inc.		DRAWING NUMBER	051-9504
REVISION		7.0.0	
BRANCH		prefsb	
PAGE		36 OF 143	
SHEET		36 OF 117	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.



EDP current / power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=D7 MLB		SYNC DATE=03/15/2012	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	37 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	37 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


# Page Notes

Power aliases required by this page:  
 - =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 - =PP15V\_TBT\_REG (15V Boost Output)  
 - =PP3V3\_TBT\_P3V3TBTFFET (3.3V FET Input)  
 - =PP3V3\_TBT\_FET (3.3V FET Output)  
 - =PP3V3\_S0\_TBTFWRCTL  
 - =PP1V05\_TBT\_P1V05TBTFFET (1.05V FET Input)  
 - =PP1V05\_TBT\_FET (1.05V FET Output)


Signal aliases required by this page:  
 - =TBT\_CLKREQ\_L  
 - =TBT\_RESET\_L

BOM options provided by this page:  
 TBTBST:Y - Stuffs 15V boost circuitry.


## Supervisor & CLKREQ# Isolation



## 3.3V TBT "LC" Switch




## 1.05V TBT "LC" Switch




## TBT "POC" Power-up Reset

Intel investigating whether RC is sufficient.




## 1.05V TBT "CIO" Switch




SYNC MASTER=D7 MLB		SYNC DATE=03/15/2012	
PAGE TITLE <b>Thunderbolt Power Support</b>			
Apple Inc.		DRAWING NUMBER 051-9504	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 7.0.0	BRANCH prefsb
		PAGE 38 OF 143	SHEET 38 OF 117




CAESAR IV WAKE# ISOLATION




ENET Enable Generation






CAESAR IV ACTIVITY LED



CAESAR IV 1.2V INT.VR CMPTS





Feedback loop




SYNC MASTER=D8 FIYIN		SYNC DATE=07/02/2012	
Ethernet Support & Connector			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	40 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SD CARD 3.3V OVERCURRENT PROTECTION




SDCONN DETECT DEBOUNCE. ENET\_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.




SYNC MASTER=D8 FIYIN		SYNC DATE=07/02/2012	
<b>SD READER CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	41 OF 143
		SHEET	41 OF 117




### Camera Processor Reset




### Camera Processor ExtBoot Cntl



### PP1V8\_S4\_CAMERA Vreg




### PP1V2\_S4\_CAMERA Vreg




SYNC MASTER=D7 MLB		SYNC DATE=03/15/2012	
<b>Camera Controller Support</b>			
		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	43 OF 143
		SHEET	43 OF 117


### HDD DATA




### HDD POWER




### GUMSTICK2




### SATA Activity LED



PAGE TITLE		SYNC MASTER=D8 JERRY		SYNC DATE=01/31/2012	
<b>SATA Connectors</b>					
Apple Inc.		DRAWING NUMBER	051-9504	SIZE	D
		REVISION	7.0.0	BRANCH	prefsb
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		PAGE	45 OF 143		
		SHEET	44 OF 117		




SYNC MASTER=DR ROSITA		SYNC DATE=03/23/2012	
<b>EXTERNAL USB PORTS A &amp; B</b>			
	DRAWING NUMBER	051-9504	SIZE D
	REVISION	7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=DR ROSITA		SYNC DATE=03/23/2012	
<b>EXTERNAL USB PORTS C &amp; D</b>			
		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	47 OF 143
		SHEET	46 OF 117

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




SYNC MASTER=D8 MARK		SYNC DATE=03/22/2012	
<b>SMC</b>			
Apple Inc.		DRAWING NUMBER	SIZE
051-9504		D	
7.0.0		REVISION	
prefsb		BRANCH	
49 OF 143		PAGE	
47 OF 117		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			







### SPI BootROM





### LPC+SPI Connector




### SPI Series Termination



SYNC MASTER=D8_MLB		SYNC DATE=N/A	
PAGE TITLE <b>SPI and Debug Connector</b>			
Apple Inc.		DRAWING NUMBER 051-9504	SIZE D
		REVISION 7.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH prefsb	PAGE 51 OF 143
		SHEET 49 OF 117	



SYNC MASTER=D8 TAVYS		SYNC DATE=06/22/2012	
<b>SMBus Connections</b>			
Apple Inc.		DRAWING NUMBER 051-9504	SIZE D
		REVISION 7.0.0	BRANCH prefsb
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 52 OF 143	SHEET 50 OF 117



SYNC MASTER=D8 DOUG		SYNC DATE=06/20/2012	
PAGE TITLE <b>I and V Sense 1</b>			
Apple Inc.		DRAWING NUMBER 051-9504	SIZE D
		REVISION 7.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH prefsb	PAGE 53 OF 143
		SHEET 51 OF 117	

D

D

C

C


B

B

A


A

HDD Out-of-Band Temp Sensing Temperature read from SATA power connector pin 11



HDD 12V\_S0 FET (max 2.8A, ave 0.6A)

HDD 5V\_S0 FET (max 0.7A, ave 0.3A)




REMOVE R5413 AND SHORT R5412 AFTER HDD\_PWR\_EN WORKS

PAGE TITLE		DRAWING NUMBER		SIZE
HDD/SSD Temp Sense		051-9504		D
Apple Inc.		REVISION		7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		54 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		52 OF 117
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				


### Temperature Sensor T2 EMC1428: Near GPU VR

### SNS T2: TEMP SENSOR IC


GPU Proximity




Ambient




BLC Proximity




SO-DIMM Proximity 1




SO-DIMM Proximity 2




SO-DIMM Proximity 3



SO-DIMM Proximity 4



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37280186	37280185		ALL	Alternate Temp Diode




EMC1428-7: 6.8K PULL UP: I2C ADDRESS: WRITE: 0x92, READ: 0x93


### Temperature Sensor T1 EMC1414: Near PSU Conn

### Temperature Sensor T3: LCD Remote Sensor (Dev4Now)




Skin



CPU Proximity




AC/DC Via connector to diode inside PSU



SYNC MASTER=D8 DOUG		SYNC DATE=06/07/2012	
PAGE TITLE			
Temperature Sensors		DRAWING NUMBER	051-9504
Apple Inc.		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	53 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### SMC Fan 0 (System)

Note:  
 The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q5610 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q5610 is at common and the SMC sinks current when Q5610 is on.  
 This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.  
 Otherwise, this is simply a pass-FET. See RADAR: 10565825- D7: Need schematic and PCB file of fan(All Vendors).




### SMC Fan 1 (Unused)




SYNC MASTER=D8 DOUG		SYNC DATE=07/19/2012	
System Fan			
		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	56 OF 143
		SHEET	54 OF 117

ADC8 PCH/GPU/TBT 1V05 12V S0 (IR1R)




ADC19 AP 3.3V S4 (IWOR)

Current sense of AP 3.3V FET




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13280080	1	CAP, 0.22UF, 402	C5904	DEVELOPMENT
116S0004	1	RES, 0, OHM, 402	C5904	PRODUCTION

ADC22 CPU VCCSA 12V S0 (IC0S)



ADC23 CPU VCCIO 12V S0 (IC0I)



SYNC MASTER=D8 MARK SYNC DATE=04/23/2012

**I and V Sense 2**

Apple Inc.

DRAWING NUMBER: 051-9504 SIZE: D


REVISION: 7.0.0

BRANCH: prefsb


PAGE: 59 OF 143

SHEET: 55 OF 117

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



APPLE P/N 353S2456  
4.5V POWER SUPPLY FOR CODEC



SYNC MASTER=D8 DAVID SYNC DATE=06/13/2012

**AUDIO: CODEC/REGULATORS**

Apple Inc.

DRAWING NUMBER: 051-9504 SIZE: D

REVISION: 7.0.0


BRANCH: prefsb

PAGE: 61 OF 143

SHEET: 56 OF 117

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED





R & L CHANNELS SWAPPED TO MAKE LAYOUT MORE LOGICAL



R & L CHANNELS SWAPPED TO MAKE LAYOUT MORE LOGICAL

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
12780135	12780120		C6261	THAILAND ALTERNATE
12780135	12780120		C6263	THAILAND ALTERNATE
12780135	12780120		C6271	THAILAND ALTERNATE
12780135	12780120		C6273	THAILAND ALTERNATE

SYNC MASTER=D8 DAVID		SYNC DATE=06/13/2012	
<b>AUDIO: HEADPHONE AMP</b>			
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	62 OF 143
		SHEET	57 OF 117

LEFT CH SPEAKER AMP  
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB  
SPEAKER AMP RIN = 40K NOMINAL  
FC\_HPF, TWEETERS = -847 HZ (4700 PF)  
FC\_HPF, WOOFERS = -4 HZ (1.0 UF)




EDGE RATE CONTROL  
ON 0 OHM  
OFF NOSTUFF

R6304 0 OHM  
R6305 NOSTUFF

AUD\_RAMP\_MONO NET:  
HIGH = MONO OPERATION  
LOW = STEREO OPERATION


GAIN R6306 R6307  
+9 DB NOSTUFF 0 OHM  
+12 DB NOSTUFF 47 KOHM  
+15 DB NOSTUFF NOSTUFF  
+18 DB 47 KOHM NOSTUFF  
+24 DB 0 OHM NOSTUFF



SYNC MASTER=D8 DAVID		SYNC DATE=06/13/2012	
PAGE TITLE <b>AUDIO: LEFT SPKR AMP</b>			
Apple Inc.		DRAWING NUMBER 051-9504	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 7.0.0	BRANCH prefsb
		PAGE 63 OF 143	SHEET 58 OF 117


RIGHT CH SPEAKER AMP  
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB  
SPEAKER AMP RIN = 40K NOMINAL  
FC HPF, TWEETERS = -847 HZ (4700 PF)  
FC\_HPFF, WOOFERS = -4 HZ (1.0 UF)



PINS 14 & 15 ARE TEST PINS AND SHOULD BE TIED TO GND

EDGE RATE CONTROL	R6404	R6405	AUD_RAMP_MONO NET:	GAIN	R6406	R6407
ON	0 OHM	NOSTUFF	HIGH = MONO OPERATION	+9 DB	NOSTUFF	0 OHM
OFF	NOSTUFF	0 OHM	LOW = STEREO OPERATION	+12 DB	NOSTUFF	47 KOHM
				+15 DB	NOSTUFF	NOSTUFF
				+18 DB	47 KOHM	NOSTUFF
				+24 DB	0 OHM	NOSTUFF




SYNC MASTER=D8 DAVID		SYNC DATE=06/13/2012	
<b>AUDIO: RIGHT SPKR AMP</b>			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	64 OF 143
		SHEET	59 OF 117


# MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S3231

## I2C ADDRESSES

MIKEY	U6551	READ	0111 0011	0X73
MIKEY	U6551	WRITE	0111 0010	0X72



AUDIO: Jack, Mikey, CHS Switch	
 Apple Inc.	DRAWING NUMBER 051-9504
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 7.0.0
	BRANCH prefsb
	PAGE 65 OF 143
SHEET 60 OF 117	

8

7

6

5



4

3

2

1

### SPEAKER CABLE CONNECTORS APPLE P/N 518S0862



D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1



SYNC MASTER=D8 DAVID		SYNC DATE=06/13/2012	
PAGE TITLE <b>Audio: Spkr/Mic Conn.</b>			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	66 OF 143
		SHEET	61 OF 117

# IPHS HS Detect Debounce CKT




**AUDIO CONNECTOR DETECT STATES**


	NOTHING	SPDIF	HEADPHONE
AUD_TYPEDET_R	1	1	0
AUD_TIPDET*_R	0	1	1
AUD_OUTJACK_INSERT	0	1	1
AUD_SENSE_A	1	20K/2.67K RDIV	5.11K/2.67K RDIV



## LI Insert Detect (DETECT A)




## TBT/DP Audio Enable




PAGE TITLE		SYNC MASTER=D8 DAVID		SYNC DATE=06/13/2012	
<b>AUDIO: Detects/Grounding</b>					
Apple Inc.		DRAWING NUMBER	051-9504	SIZE	D
		REVISION	7.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 143		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 117		
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					




### S5 3V3 Soft Enable




### S4 5V Enable




### S4 3V3 Enable




### S4 USB Enable




### S3 1V5 Reg (S0/S3) Enable




### S0 12V Enable



### S0 Platform Parallel Sequence Enable CPU/PCH Sequencing



### GPU Sequencing




### Rail definitions

Platform: All processor non-Core and non-Graphics (5 V, 3.3 V, 1.8 V 1.5 V, PCH Core/PLL/VRM)  
 Uncore: VccSA, VDDQ, VccA (1.8 V), VccIO (VccSA, VccA, and VccIO must ramp within 50 ms of each other)


### Notes on sequencing requirements

- Intel:
- No hard specification on platform rails
  - SMC guarantees timing on PCH DPWROK and PWROK
  - CPU VDDQ must ramp before MEMVTT and vice versa on power down. It has no relationship to any other rails.
- NVIDIA GFX:
- VDD33 (our 3V3\_S0)
  - IFPA/B\_IOVDD (1.8 V) with or after 3V3\_S0 (unused in our implementation)
  - NVVDQ (our GPU CORE) after IFPA/B\_IOVDD
  - FBVDDQ (our GPU\_VDDQ) after NVVDQ
  - PEX\_VDD (our GPU\_1V05) after FBVDDQ
  - IFPC/D/E/F\_IOVDD (1.05V) wit or after PEX\_VDD
  - The ramp time for any rail must be more than 40 us
  - All rails must be powered off within 10 ms from first rail powering off

### S0 5V and TBT Enable



### Parallel Enable PGOOD combinator




SYNC MASTER=D8 MARK		SYNC DATE=04/23/2012	
<b>PM Regulator Enables</b>			
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	69 OF 143
		SHEET	64 OF 117




### Platform Power Good Derive SMC ALL\_SYS\_PWRGD

The end of the power sequence for S0 rails except CPU CORE.



### PGOOD COMPARATORS FOR PP12V\_S0



### Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13  
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:

The iMac K70K72 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:


- Power on: Asserted at least 10 ms after all suspend well power is valid
- Power off or loss of AC: Transition to 0.8V or less before VccSUS3\_3 drops to 2.90 V to allow PCH to switch suspend well to battery without excessive loading

Primary method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation.

SMC de-asserts RSMRST# (PM\_DSX\_PWRGD) when S5\_PWRGD input is asserted and SMC\_S5\_PWRGD\_VIN input is above comparator input level of 1.5 V.


SMC asserts RSMRST# (PM\_DSX\_PWRGD) when SMC\_S5\_PWRGD\_VIN input drops from 1.8 V to 1.5 V (as implemented) when 12 V S5 rail drops to 10 V.




Secondary method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM\_DSX\_PWRGD.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.



### PCH Power Goods




radar://11043352 Need AND Gate to deassert PM\_PCH\_PWROK to PCH when unexpected power loss happens

PAGE TITLE		SYNC MASTER=D8 MARK		SYNC DATE=04/23/2012	
PM Power Good			DRAWING NUMBER	051-9504	SIZE
Apple Inc.			REVISION	7.0.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH	prefsb	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE	70 OF 143	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET	65 OF 117	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

### CPU Core S0 Regulator

Max avg current: 63 A (BUDGET)  
Max peak current: 110 A (BUDGET)  
OC trip point: ? A (nom)/? A (min)  
Switching freq: 290 kHz


#### Core compensation and feedback




### CPU AXG S0 Regulator

Max avg current: 12.7 A (BUDGET)  
Max peak current: 30.0 A (BUDGET)  
OC trip point: ? A (nom)/? A (min)  
Switching freq: 290 kHz




#### AXG compensation and feedback




#### Pull-ups 1




#### Pull-ups 2




#### Core voltage sense input




#### Core IMON output




#### Core temp measurement




#### AXG voltage sense input




#### AXG IMON output




#### AXG temp measurement




#### Straps 1




#### Straps 2




#### Power goods




#### VRHot to ProcHot



SYNC MASTER=D8 MLB		SYNC DATE=02/28/2012	
PAGE TITLE		PAGE TITLE	
VReg CPU Core/AXG Cntl		DRAWING NUMBER	
Apple Inc.		051-9504	
REVISION		7.0.0	
BRANCH		prefsb	
PAGE		71 OF 143	
SHEET		66 OF 117	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




SYNC MASTER=D8 MLB		SYNC DATE=02/28/2012	
<b>VReg CPU Core Phases</b>			
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	72 OF 143
		SHEET	67 OF 117



SYNC MASTER=D8 MLB		SYNC DATE=02/28/2012	
<b>VReg CPU AXG Phases</b>			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	73 OF 143
		SHEET	68 OF 117

# CPU VccIO (1.05V) S0 Regulator


Max avg current: 8.10 A (BUDGET)  
 Max peak current: 8.50 A (BUDGET)  
 OC trip point: ? A (min)/? A (max)  
 Switching freq: 500 kHz



SYNC MASTER=D8 KOSECOFF		SYNC DATE=02/25/2012	
PAGE TITLE <b>VReg CPU 1.05V S0</b>			
DRAWING NUMBER 051-9504		SIZE D	
REVISION 7.0.0		BRANCH prefsb	
PAGE 74 OF 143		SHEET 69 OF 117	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

# CPU VccSA (0.925V) S0 Regulator

Max avg current: 12.07 A (BUDGET)  
 Max peak current: 30 A (BUDGET)  
 OC trip point: ? A (min)/? A (max)  
 Switching freq: 500 kHz




SYNC MASTER=D8 KOSECOFF		SYNC DATE=02/25/2012	
PAGE TITLE			
VReg CPU VccSA S0		DRAWING NUMBER	SIZE
Apple Inc.		051-9504	D
REVISION		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	75 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	70 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### 3.3V S5 Regulator

Max avg current: 6 A (design)/ 4.85 A (budget)  
 Max peak current: ? A (design)/ 6.6 A (budget)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: 350 kHz

### 5V S4 Regulator

Max avg current: 10 A (design)/ 6.08 A (budget)  
 Max peak current: ? A (design)/ 6.9 A (budget)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: 350 kHz



This circuit toggles the Vreg between PWM and ultrasonic DCM modes based on load requirements

BURSTMODE_EN_L	Vreg Mode
0	PWM
1	DCM


$$V_{out} = 0.6 * (1 + R_a / R_b)$$

$$V_{out} = 0.6 * (1 + R_a / R_b)$$

SYNC MASTER=D8 MLB		SYNC DATE=02/28/2012	
<b>VReg 3.3V S5/5V S4</b>			
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	76 OF 143
		SHEET	71 OF 117

### VDDQ (1.5V) S3 Regulator


Max avg current: 9.0 A (BUDGET)  
 Max peak current: 11.3 A (BUDGET)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: 400 kHz




$$V_{out} = 1.8 * (R_a / (R_a + R_b))$$

### 1.8V S0 Regulator

Max avg current: 0.6 A (BUDGET)  
 Max peak current: 1.7 A (BUDGET)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: ? kHz



$$V_{out} = 0.8 * (1 + R_a / R_b)$$



PAGE TITLE		DRAWING NUMBER	
VReg VDDQ and 1.8V S0		051-9504	
Apple Inc.		SIZE D	
REVISION		7.0.0	
BRANCH		prefsb	
PAGE		77 OF 143	
SHEET		72 OF 117	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



D

D

C

C

B

B

A


A

D8:CONTROLLER CHANGE FOR 3.42V SMC SUPPLY RDAR://11003901

### 3.425V "G3Hot" Regulator


Max avg current: 0.04 A (BUDGET)  
 Max peak current: 0.10 A (BUDGET)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: ? kHz

D7/D7I: IMPLEMENT A CLEANER DISABLE FOR PP3V42\_G3H REGULATOR RDAR://11132734



$$V_{out} = 1.25V * (1 + R_a / R_b)$$

SYNC MASTER=D8 MLB		SYNC DATE=04/11/2012	
PAGE TITLE <b>VREG 3.42V G3HOT</b>			
DRAWING NUMBER 051-9504		SIZE D	
REVISION 7.0.0		BRANCH prefsb	
PAGE 78 OF 143		SHEET 73 OF 117	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



**3.3V S0 FET (4.8A PK / 3.5A AVG)**  
 CRITICAL  
**Q7900**  
 IRFH3702TRPBF

**3.3V S4 FET (2.7A PK / 2.0A AVG)**

**12V S0 FET**  
 Max avg current: 20.4 A (BUDGET)  
 Max peak current: 24.1 A (BUDGET)

**VDDQ (1.5V) S0 FET**  
 Max avg current: 9.0 A (BUDGET)  
 Max peak current: 11.3 A (BUDGET)

**12V S5 FET**  
 Max avg current: 7.533 A (BUDGET)  
 Max peak current: 9.733 A (BUDGET)

**12V S0 BLC FET**  
 Max avg current: 6 A (BUDGET)  
 Max peak current: 6 A (BUDGET) SOFT START ON BLC

**5V S0 FET**  
 Max avg current: 2.7 A (BUDGET)  
 Max peak current: 3.9 A (BUDGET)


**BLC12V BYPASS STUFFING OPTION**  
 R7911: BYPASS STUFF / NO BYPASS NOSTUFF  
 R7986: STUFF / NOSTUFF

SYNC MASTER=D8 MLB		SYNC DATE=05/14/2012	
PAGE TITLE <b>FET-Controlled S0 and S4</b>			
Apple Inc.		DRAWING NUMBER 051-9504	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 7.0.0	BRANCH prefsb
		PAGE 79 OF 143	SHEET 74 OF 117




Page Notes

From Alliances required by this page:
- PEX\_RX0, PEX\_TX0
Signal Alliances required by this page:
(PEN)
New Options provided by this page:
(PEN)


ALL LANES ARE REVERSED AND LANES 10,8,7,6,5,3,2,1 ARE POLARITY SWAPPED



ALL LANES ARE REVERSED AND LANES 10,8,5,3,0 ARE POLARITY SWAPPED



U8000 NV-GK107 BGA (1 OF 10)



81 DP\_TBTENK0 EG\_AUXCH\_P == DP\_TBTENK0\_AUXCH\_C\_P MAKE\_BASE=TRUE 36 107
81 DP\_TBTENK0 EG\_AUXCH\_N == DP\_TBTENK0\_AUXCH\_C\_N MAKE\_BASE=TRUE 36 107

81 DP\_TBTENK1 EG\_AUXCH\_P == DP\_TBTENK1\_AUXCH\_C\_P MAKE\_BASE=TRUE 36 107
81 DP\_TBTENK1 EG\_AUXCH\_N == DP\_TBTENK1\_AUXCH\_C\_N MAKE\_BASE=TRUE 36 107





SYNC MASTER=D8 AARON SYNC DATE=03/13/2012
KEPLER PCI-E
Apple Inc.
DRAWING NUMBER 051-9504
REVISION 7.0.0
BRANCH prefsb
PAGE 80 OF 143
SHEET 75 OF 117
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Power Alliance required by this page:  
 - pfpvc\_gpu  
 - pfpvc\_gpu\_rpmg

Signal Alliance required by this page:  
 (NONE)

Non-Options provided by this page:  
 (NONE)

DE-COUPLING IS BASED ON NV DESIGN GUIDELINE DG-05587-001



SYNC MASTER=D8 YAN		SYNC DATE=04/09/2012	
KEPLER CORE/FB POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9504	D
		REVISION	
		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefsfb	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		81 OF 143	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		76 OF 117	




GPU POWER ALIAS

80 79 76	=PP1V35_GPU_FBVDDQ	==	=PP1V35_S0_GPU_FBVDDQ	6
77	=PP1V35_GPU_S0_FB	==		
83 74	=PPVCORE_GPU	==	=PPVCORE_S0_GPU	6 51
83 77	=PP1V05_GPU_PEX_IOVDD	==	=PP1V05_S0_GPU_PEX_IOVDD	6
83 82 81 75	=PP3V3_GPU_VDD33	==	=PP3V3_S0_GPU_VDD33	6
81	=PP3V3_GPU_MISC	==	=PP3V3_S0_GPU_MISC	6
83 81	=PP1V05_GPU_PEX_PLLVDD	==	=PP1V05_S0_GPU_PEX_PLLVDD	6
81	=PP1V05_GPU_IFPCD_IOVDD	==	=PP1V05_S0_GPU_IFPCD_IOVDD	6
81	=PP1V05_GPU_IFPEF_IOVDD	==	=PP1V05_S0_GPU_IFPEF_IOVDD	6
81	=PP3V3_GPU_IFPX_PLLVDD	==	=PP3V3_S0_GPU_IFPX_PLLVDD	6

GPU SIGNAL & SENSE ALIAS


83	GPU_VDD_SENSE	==	VSNS_GPU_VDD	92 110
83	GPU_GND_SENSE	==	MAKE_BASE=TRUE VSNS_GPU_VSS	92 110
77	SNS_GPUVDDQ_P	==	VSNS_FBVDDQ_P MAKE_BASE=TRUE	95 110
77	SNS_GPUVDDQ_N	==	VSNS_FBVDDQ_N MAKE_BASE=TRUE	95 110
81	GPU_TDIODE_P	==	NC_GPU_TDIODEP MAKE_BASE=TRUE NO_TEST=TRUE	
81	GPU_TDIODE_N	==	NC_GPU_TDIODEN MAKE_BASE=TRUE NO_TEST=TRUE	

GPU VIDS ALIAS (VR VID0 IS TIED LOW)



THESE POWER ALIASES ARE CRAETED TO MATCH D8 GK104

PU/PD IS BASED ON RECOMMENDATION FROM NV FOR NVIDIA GPU JTAG DEBUGGER















SYNC MASTER=D8 YAN		SYNC DATE=04/09/2012	
GPU SIGNAL & POWER ALIASES			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	83 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	78 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

**Page Notes**

Power aliases required by this page:  
- #PP1V35\_GPU\_FB\_VDD

Signal aliases required by this page:  
(NONE)

DOM options provided by this page:



SYNC MASTER=D8 YAN SYNC DATE=04/09/2012

**GDDR5 Frame Buffer A**

Apple Inc.

DRAWING NUMBER: 051-9504 SIZE: D

REVISION: 7.0.0

BRANCH: prefsb

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED












PAGE: 84 OF 143 SHEET: 79 OF 117

**Page Notes**

Power aliases required by this page:  
- #PP1V35\_GPU\_FB\_VDD

Signal aliases required by this page:  
(NONE)

DOM options provided by this page:  
(NONE)



SYNC MASTER=D8 YAN SYNC DATE=04/09/2012

**GDDR5 Frame Buffer B**

Apple Inc.

DRAWING NUMBER: 051-9504 SIZE: D

REVISION: 7.0.0

BRANCH: prefsb

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 85 OF 143

SHEET: 80 OF 117





**Page Notes**

Power Alliance required by this page:

- PP1V05\_GPU\_IPFC\_IOVDD
- PP1V05\_GPU\_IPFB\_IOVDD
- PP1V05\_GPU\_IPFX\_IOVDD
- PP1V05\_GPU\_IPFE\_IOVDD
- PP1V05\_GPU\_IPFP\_IOVDD
- PP1V05\_GPU\_IPFC\_PLLVDD
- PP1V05\_GPU\_IPFB\_PLLVDD
- PP1V05\_GPU\_IPFX\_PLLVDD
- PP1V05\_GPU\_IPFE\_PLLVDD
- PP1V05\_GPU\_IPFP\_PLLVDD
- PP1V05\_GPU\_IPFC\_RST
- PP1V05\_GPU\_IPFB\_RST
- PP1V05\_GPU\_IPFX\_RST
- PP1V05\_GPU\_IPFE\_RST
- PP1V05\_GPU\_IPFP\_RST

Signal Alliance required by this page:

- PP1V05\_GPU\_IPFC\_RST
- PP1V05\_GPU\_IPFB\_RST
- PP1V05\_GPU\_IPFX\_RST
- PP1V05\_GPU\_IPFE\_RST
- PP1V05\_GPU\_IPFP\_RST

HW options provided by this page:

- PP1V05
- PP1V05
- PP1V05

**U8000 NV-GK107 BGA (5 OF 10)**

GPU_IPFA_IOVDD	AG8	IFPA_TXC	AM6	XNC
GPU_IPFB_IOVDD	AG9	IFPB_TXC*	AM6	XNC
GPU_IPFC_IOVDD	AF6	IFPC_TXD0	AM3	XNC
PP1V05_GPU_IPFD_IOVDD	AG6	IFPA_TXD0*	AM3	XNC
PP1V05_GPU_IPFE_IOVDD	AC7	IFPA_TXD1	AM5	XNC
PP1V05_GPU_IPFF_IOVDD	AC8	IFPA_TXD1*	AM5	XNC
GPU_IPFAB_PLLVDD	AH8	IFPA_TXD2	AK6	XNC
GPU_IPFX_PLLVDD	AF7	IFPA_TXD2*	AK6	XNC
GPU_IPFB_PLLVDD	AJ8	IFPA_TXD3	AK6	XNC
GPU_IPFC_PLLVDD	AF7	IFPA_TXD3*	AK6	XNC
GPU_IPFB_RST	AF8	IFPB_TXC	AJ9	XNC
GPU_IPFC_RST	AF7	IFPB_TXC*	AJ9	XNC
GPU_IPFB_PLLVDD	AG7	IFPB_TXD4	AP6	XNC
GPU_IPFC_PLLVDD	AG7	IFPB_TXD4*	AP6	XNC
GPU_IPFB_RST	AD6	IFPB_TXD5	AM7	XNC
GPU_IPFC_RST	AD6	IFPB_TXD5*	AM7	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD6	AM8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD6*	AM8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD7	AK8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD7*	AK8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD8	AL7	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD8*	AL7	XNC
GPU_IPFB_RST	AD6	IFPB_TXD9	AM8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD9*	AM8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD10	AM8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD10*	AM8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD11	AK8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD11*	AK8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD12	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD12*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD13	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD13*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD14	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD14*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD15	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD15*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD16	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD16*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD17	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD17*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD18	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD18*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD19	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD19*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD20	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD20*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD21	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD21*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD22	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD22*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD23	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD23*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD24	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD24*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD25	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD25*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD26	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD26*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD27	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD27*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD28	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD28*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD29	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD29*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD30	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD30*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD31	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD31*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD32	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD32*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD33	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD33*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD34	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD34*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD35	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD35*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD36	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD36*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD37	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD37*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD38	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD38*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD39	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD39*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD40	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD40*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD41	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD41*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD42	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD42*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD43	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD43*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD44	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD44*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD45	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD45*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD46	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD46*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD47	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD47*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD48	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD48*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD49	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD49*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD50	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD50*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD51	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD51*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD52	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD52*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD53	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD53*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD54	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD54*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD55	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD55*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD56	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD56*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD57	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD57*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD58	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD58*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD59	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD59*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD60	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD60*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD61	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD61*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD62	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD62*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD63	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD63*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD64	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD64*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD65	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD65*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD66	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD66*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD67	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD67*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD68	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD68*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD69	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD69*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD70	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD70*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD71	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD71*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD72	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD72*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD73	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD73*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD74	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD74*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD75	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD75*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD76	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD76*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD77	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD77*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD78	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD78*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD79	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD79*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD80	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD80*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD81	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD81*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD82	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD82*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD83	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD83*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD84	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD84*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD85	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD85*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD86	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD86*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD87	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD87*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD88	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD88*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD89	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD89*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD90	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD90*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD91	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD91*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD92	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD92*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD93	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD93*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD94	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD94*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD95	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD95*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD96	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD96*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD97	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD97*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD98	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD98*	AL8	XNC
GPU_IPFB_RST	AD6	IFPB_TXD99	AL8	XNC
GPU_IPFC_RST	AD6	IFPB_TXD99*	AL8	XNC
GPU_IPFB_PLLVDD	AD6	IFPB_TXD100	AL8	XNC
GPU_IPFC_PLLVDD	AD6	IFPB_TXD100*	AL8	XNC

SYNC MASTER=D8 YAN SYNC DATE=04/09/2012

**KEPLER EDP/DP/GPIO**

Apple Inc.

DRAWING NUMBER: 051-9504 SIZE: D

REVISION: 7.0.0

BRANCH: prefsb

PAGE: 86 OF 143

SHEET: 81 OF 117

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

8

7

6

5


4

3



2

1






ISOLATION R's for GPU Int Temp Sense



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0175	1	RES,MP,20.0k ,1,1/20W,0201	R8711		FR:BOTH_SAMSUNG
118S0105	1	RES,MP,15.0k ,1,1/20W,0201	R8711		FR:BOTH_HYUNIX



CONFIG STRAPS - MLPS USE 1% FOR ACCURACY



SYNC MASTER=D8 YAN SYNC DATE=07/27/2012

**KEPLER GPIOs, CLK & STRAPS**

Apple Inc.

DRAWING NUMBER: 051-9504 SIZE: D

REVISION: 7.0.0

BRANCH: prefsb

PAGE: 87 OF 143

SHEET: 82 OF 117

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

8

7

6


5

4

3

2

1




Page Notes

Power Alliance required by this page:

Signal Alliance required by this page:



Non-Optimize provided by this page:

SYNC MASTER=D8 YAN		SYNC DATE=04/09/2012	
KEPLER PEX PWR/GNDS			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	88 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	83 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




TP to DP aliases

TP DP TBTSRC ML CP<0>	==	DP TBTSRC ML P<0>
TP DP TBTSRC ML CN<0>	==	DP TBTSRC ML N<0>
TP DP TBTSRC ML CP<1>	==	DP TBTSRC ML P<1>
TP DP TBTSRC ML CN<1>	==	DP TBTSRC ML N<1>
TP DP TBTSRC ML CP<2>	==	DP TBTSRC ML P<2>
TP DP TBTSRC ML CN<2>	==	DP TBTSRC ML N<2>
TP DP TBTSRC ML CP<3>	==	DP TBTSRC ML P<3>
TP DP TBTSRC ML CN<3>	==	DP TBTSRC ML N<3>
TP DP TBTSRC AUXCH CP	==	DP TBTSRC AUXCH P
TP DP TBTSRC AUXCH CN	==	DP TBTSRC AUXCH N



SYNC MASTER=D8 AARON		SYNC DATE=03/13/2012	
Internal DP MUXing			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	92 OF 143
		SHEET	84 OF 117

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED




SYNC MASTER=D7 MLB		SYNC DATE=03/15/2012	
<b>TBT DDC Crossbar</b>			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:          I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE          II NOT TO REPRODUCE OR COPY IT          III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART          IV ALL RIGHTS RESERVED</small>		BRANCH	prefsb
		PAGE	93 OF 143
		SHEET	85 OF 117

### 3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.



	Nominal	Min	Max
IV3P3	1100mA	1030mA	1200mA
IHV50	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHV53	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7V)




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11480338	2	RES,MTL,F1LM,1/16W,17.8K,1,0402,SMD,LF	R9410,R9413		TBTHV:P12V
11480338	2	RES,MTL,F1LM,1/16W,17.8K,1,0402,SMD,LF	R9411,R9414		TBTHV:P12V

	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)



### Thunderbolt Connector A





DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V


SYNC MASTER=D8 AARON		SYNC DATE=03/13/2012	
<b>Thunderbolt Connector A</b>			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	94 OF 143
		SHEET	86 OF 117

INTERNAL DP (STRAIGHT)





K6X BACKLIGHT CONTROL SUPPORT

guarantee backlight is only on when Panel has valid video



Backlight Control


U9500 OUTPUT Y2 IS A NON-INVERTED, DELAYED VERSION OF INPUT A  
The delay applies only on a L->H transition on A. This guarantees video is valid before the backlight is enabled.  
On a H->L transition of A, Y2 follows with standard logic propagation delay. This ensures the backlight is off immediately after loss of video  
Y1 is simply an inverted version of A, with no delay




SYNC MASTER=D8 MLB		SYNC DATE=08/14/2012	
Internal DP Support			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	95 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	87 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### 3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




### Thunderbolt Connector B



For 12V systems:


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R9610,R9613		TBTHV:P12V
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R9611,R9614		TBTHV:P12V

Nominal Min Max  
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)




SYNC MASTER=D8 AARON		SYNC DATE=03/13/2012	
<b>Thunderbolt Connector B</b>			
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	96 OF 143
		SHEET	88 OF 117





PAGE TITLE		SYNC MASTER=D8 MLB		SYNC DATE=04/23/2012	
<b>Backlight Controller MCU</b>					
Apple Inc.		DRAWING NUMBER	051-9504	SIZE	D
		REVISION	7.0.0		
		BRANCH	prefsb		
		PAGE	97 OF 143		
		SHEET	89 OF 117		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					

D8 PROTO 2 BLC ADDING 3.3V VOLTAGE REFERENCE RDAR://11280328



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
15281668	3	IND,PWR,33UH,20%,10A,35.5MOHM	L9820,L9840,L9860	CRITICAL	

BLC_VOUT1					
CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL
1 C9820	1 C9821	1 C9822	1 C9823	1 C9824	1 C9825
1000PF	1000PF	1000PF	1000PF	1000PF	1000PF
10% 10V X7R 603	10% 10V X7R 603	10% 10V X7R 603	10% 10V X7R 603	10% 10V X7R 603	10% 10V X7R 603

BLC_VOUT1											
CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL
1 R9826	1 R9827	1 R9828	1 R9829	1 R9830	1 R9831	1 R9832	1 R9833	1 R9834	1 R9835	1 R9836	1 R9837
2.2UF	2.2UF	2.2UF	2.2UF	2.2UF	2.2UF	2.2UF	2.2UF	2.2UF	2.2UF	2.2UF	2.2UF
10% 10V X7R-CERM 1210-2	10% 10V X7R-CERM 1210-2	10% 10V X7R-CERM 1210-2	10% 10V X7R-CERM 1210-2	10% 10V X7R-CERM 1210-2	10% 10V X7R-CERM 1210-2	10% 10V X7R-CERM 1210-2	10% 10V X7R-CERM 1210-2	10% 10V X7R-CERM 1210-2	10% 10V X7R-CERM 1210-2	10% 10V X7R-CERM 1210-2	10% 10V X7R-CERM 1210-2

SYNC MASTER=D8 MLB SYNC DATE=04/23/2012

Backlight LED Driver

Apple Inc.

DRAWING NUMBER: 051-9504


REVISION: 7.0.0

BRANCH: prefsb

PAGE: 98 OF 143

SHEET: 90 OF 117

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



**Output Current Adjustment**

**IN-RUSH CURRENT LIMITER**

**OVP PROTECTION**

**Backlight Connector**


- R9998: STUFF NOSTUFF
- R9995: NOSTUFF STUFF
- R9999: STUFF NOSTUFF
- R9994: NOSTUFF STUFF
- R9976: STUFF NOSTUFF

**UVP PROTECTION**  
 PWM <= 50% -> TURN ON BOOST  
 PWM > 50% -> TURN OFF BOOST

**UVLO VIN2** BLC\_BL  
 2.5V @12V = "1"  
 2.0V @10V = "0" (SHUTDOWN)

SYNC MASTER=D8 MLB		SYNC DATE=04/23/2012	
<b>Backlight Controller</b>			
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	99 OF 143
		SHEET	91 OF 117

GPU CORE REG 1.1V/???A O/P= PPGPUCORE\_S0\_REG



GPU VCore  
 VOUT = VCore  
 PEAK = ???A  
 AVG = ???A

PP5V S0 GPU VCore VCC

VR\_HOT goes HIGH when VTM/VCC < 28% and LOW when VTM/VCC > 33%.

LAYOUT: PLACE RTB401 NEAR HOT SPOT

PP5V S0 GPU VCore VCC

=PP3V3 S0 VRD

=PP3V3 S0 GPU

DEFAULT: 0.9000V STEP: 12.5MV

=PP3V3 S0 GPU

=PP12V S0 REG GPU CORE


PP12V S0 GPU CORE FLT

NEED TO FIGURE OUT SEQUENCING FOR ENABLE


CRITICAL  
 LB400  
 0.36uH-30A-0.6MOHM  
 SDP110808MR36MF-TH  
 152-0110

GPU CORE INPUT Filtering

PAGE TITLE		SYNC DATE=02/28/2012	
<b>VReg GPU Core Phases</b>			
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	114 OF 143
		SHEET	92 OF 117




SYNC MASTER=D8 MLB		SYNC DATE=02/25/2012	
<b>VReg GPU Core Phases</b>			
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	115 OF 143
		SHEET	93 OF 117



PAGE TITLE		DRAWING NUMBER		SIZE
VREG GPU CORE PHASE 4		051-9504		D
Apple Inc.		REVISION		7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		116 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		94 OF 117
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

SYNC MASTER=D8 MLB SYNC DATE=02/06/2012



GPU VDDQ AND 1V05 GPU/PCH/TBT VREGS	
Apple Inc.	DRAWING NUMBER: 051-9504
REVISION: 7.0.0	BRANCH: prefsb
PAGE: 117 OF 143	SHEET: 95 OF 117

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

D8 BOARD SPECIFIC PHYSICAL AND SPACING CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, BGA_TBT	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	*	Y	0.185 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	ISL5, ISL8	Y	0.205 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	TOP, BOTTOM	Y	0.220 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	*	Y	0.150 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	ISL5, ISL8	Y	0.165 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	*	Y	0.130 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	ISL5, ISL8	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	TOP, BOTTOM	Y	0.155 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	0.115 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	ISL5, ISL8	Y	0.126 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.090 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	ISL5, ISL8	Y	0.100 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.075 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	ISL5, ISL8	Y	0.080 MM	0.080 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	Y	0.171 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM
68_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.085 MM	=STANDARD	0.150 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.136 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.141 MM	0.085 MM	=STANDARD	0.185 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.121 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.109 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.086 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.090 MM	0.085 MM	=STANDARD	0.230 MM	0.1 MM

Compensation Physical Rule Definition

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
COMP_SE	*	Y	0.305 MM	0.105 MM	3 MM	=STANDARD	=STANDARD

NOTE: line width based on 12 mil recommendation  
NOTE: neck width based on 4 mil recommendation

General Spacing Definitions

Default			
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1X_DIELECTRIC	ISL3, ISL10	0.101 MM	?
1X_DIELECTRIC	*	0.076 MM	?

Board Stack-up

FINISHED BOARD THICKNESS: 1.94 MM

-----	Top	Signal	0.5 oz (Cu plated)
=====		Prepreg	0.071 MM
-----	2	Plane	1 oz
=====		Core	0.101 MM
-----	3	Signal	0.5 oz
=====		Prepreg	0.115 MM
-----	4	Plane	1 oz
=====		Core	0.076 MM
-----	5	Signal	0.5 oz
=====		Prepreg	0.380 MM
-----	6	Plane	1 oz
=====		Core	0.076 MM
-----	7	Plane	1 oz
=====		Prepreg	0.380 MM
-----	8	Signal	0.5 oz
=====		Core	0.076 MM
-----	9	Plane	1 oz
=====		Prepreg	0.115 MM
-----	10	Signal	0.5 oz
=====		Core	0.101 MM
-----	11	Plane	1 oz
=====		Prepreg	0.071 MM
-----	Btm	Signal	0.5 oz (Cu plated)

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_ISO	*	=STANDARD	8000
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100


GENERIC

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GENERIC_ISO	*	=1:1_SPACING	?
PM_ISO	*	=1:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	PM_ISO
PM	GND	*	DEFAULT

BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

SYNC MASTER=D8 KOSECOFF		SYNC DATE=03/19/2012	
PAGE TITLE			
<b>D8 RULE DEFINITIONS</b>			
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	120 OF 143
		SHEET	96 OF 117



DDR3

DDR3-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DDR\_34S, DDR\_39S, DDR\_42S, DDR\_42S\_D, DDR\_50S, DDR\_68D.

Minimum diff spacing is 4 mil Table 3-5, Intel Doc# 473718

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes POWER\_DDR\_P4MM.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Rows include POWER\_DDR\_PHY, DDR\_CLK\_PHY, DDR\_CTRL\_PHY, DDR\_CMD\_PHY, DDR\_DQ\_PHY, DDR\_DQS\_PHY.

DDR3-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DDR\_CLK\_ISO, DDR\_CTRL\_ISO, DDR\_CMD\_ISO, DDR\_DATA\_ISO, DDR\_DQ2DQ, DDR\_DQ2DQS, DDR\_BL2BL, DDR\_CH2CH, CMD2DATA\_ISO.

DDR3 Power-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes POWER\_DDR\_ISO.

Constraints Clocks: CK[3:0], CK#[3:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row includes DDR\_CLK.

Control: CS#[3:0], CKE[3:0], ODT[3:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include DDR\_CTRL, DDR\_CTRL2CTRL.

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include DDR\_CMD, DDR\_CMD2CMD, DDR\_CMD2DATA\_ISO.

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include DDR\_A\_DQ\_BYTE\*, DDR\_A\_DQS\*, DDR\_B\_DQ\_BYTE\*, DDR\_A\_DQ\_BYTE\*, DDR\_A\_DQ\_BYTE\*, DDR\_B\_DQ\_BYTE\*, DDR\_B\_DQ\_BYTE\*.

Note (1): Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2): Intel suggests 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

See Note (3)

See Note (1)

See Note (3)

See Note (1)

See Note (2)

Note (3): In order for the constraints DDR\_\*\_DQ\_BYTE\* to =SAME to mean out over DDR\_{A,B}\_DQ\_BYTE\* to DDR\_{A,B}\_DQ\_BYTE\* so that the small intra-bytelane spacing is used, the spacing rule DDR\_DQ2DQ must have a weight greater than DDR\_BL2BL.

DDR3

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a right column with constraint IDs and values. Rows include Channel A, Channel B, and Reset.

Apple Inc. logo and text: SYNC MASTER=D8 KOSECOFF, SYNC DATE=03/19/2012, DDR3 Constraints, DRAWING NUMBER 051-9504, REVISION 7.0.0, BRANCH prefsb, PAGE 121 OF 143, SHEET 97 OF 117.

PCI EXPRESS

PCIe-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCIE\_50S, PCIE\_80D, PCIE\_90D.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Rows include PCIE\_PHY, CLK\_PCIE\_PHY, COMP\_PCIE\_PHY.

PCIe-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE\_ISO, CLK\_PCIE\_ISO, COMP\_PCIE\_ISO.

PCIe Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table with 7 columns: Section, Imp, Design, Iso, Design, Comments. Row for PCIe Gen2, PCIe Gen3, DMI.

PCIe and DMI Compensation Rules (mils)

Table with 7 columns: Table, Imp, Design, Iso, Design, Comments. Rows for 4-5, 4-7.

Constraints

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include PCIE, CLK\_PCIE, COMP\_PCIE.

PCIe (PCH)

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, Rule ID. Rows include x1 AirPort, x1 Caesar IV, and various PCIe rules.

PCIe (PCH - TBT)

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, Rule ID. Rows include x4 Thunderbolt and various PCIe TBT rules.

PCIe (CPU)

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, Rule ID. Rows include x16 Graphics and various PCIe rules.

PCIe (CPU)

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, Rule ID. Rows include x16 Graphics, CPU PCIe Clocks, CPU PCIe Compensation, and various PCIe rules.

Metadata box containing: SYNC MASTER=D8 AARON, SYNC DATE=03/13/2012, CPU PCIe Constraints, Apple Inc., DRAWING NUMBER 051-9504, REVISION 7.0.0, NOTICE OF PROPRIETARY PROPERTY, and page numbers 122 OF 143, 98 OF 117.

DMI

DMI-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: DMI\_85D, \*, =85\_OHM\_DIFF, =85\_OHM\_DIFF, =85\_OHM\_DIFF, =85\_OHM\_DIFF, =85\_OHM\_DIFF, =85\_OHM\_DIFF.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Row 1: DMI\_PHY, \*, DMI\_85D.

CPU Misc / FDI

CPU-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: CPU\_50S, \*, =50\_OHM\_SE, =50\_OHM\_SE, =50\_OHM\_SE, =50\_OHM\_SE, =STANDARD, =STANDARD.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Row 1: CPU\_PHY, \*, CPU\_50S.

CPU-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: CPU\_ISO, \*, =3:1\_SPACING, ?.

FDI Compensation Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table with 6 columns: Table, Trace, Design, Iso, Design, Comments. Row 1: 6-4, 10, 11.81, -, 15.75, Using PCIe guidelines.

Constraints

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row 1: CPU, \*, \*, CPU\_ISO.

XDP

XDP-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: XDP\_50S, \*, =50\_OHM\_SE, =50\_OHM\_SE, =50\_OHM\_SE, =50\_OHM\_SE, =STANDARD, =STANDARD.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Row 1: XDP\_PHY, \*, XDP\_50S.

XDP-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: XDP\_ISO, \*, =2:1\_SPACING, ?.

Desktop Debug Design Guide (Intel Doc# 430883)

Table with 6 columns: Section, Imp, Design, Iso, Design, Comments. Row 1: 1.5, 45-65, 50, -, 15.75, Isolation is for JTAG clocks. All signals default are 50 Ohm SE.

Constraints

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row 1: XDP, \*, \*, XDP\_ISO.

DMI

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include DMI N2S, DMI S2N, DMI CLK100M CPU P, DMI CLK100M CPU N, DMI Compensation.

CPU Misc.

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include CPU SKTOCC L, CPU PROC SEL, CPU CATER L, CPU Peci, CPU PROCHOT L, CPU PROCHOT R L, CPU THRMTRIP L, CPU RESET L, PLT RESET LS1V05 L, PM SYNC, CPU PWRGD, PM MEM PWRGD, PM MEM PWRGD R, CPU MEM RESET L.

FDI

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Row 1: FDI Compensation, COMP\_FDI\_PHY, COMP\_FDI, CPU\_FDI\_COMP10.

XDP

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include XDP BPM L, CPU CFG<17..16>, CPU CFG<11..0>, XDP DBRESET L, XDP CPU PWRGD, XDP CPU PWRBTN L, XDP CPU CFG<0>, XDP VR\_READY, XDP CPU PLTRST L, XDP PCH PWRGD, XDP PCH PWRBTN L, XDP PCH PLTRST L.

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include ITPCPU CLK100M P, ITPCPU CLK100M N, ITPXDP CLK100M P, ITPXDP CLK100M N, XDP CPU CLK100M P, XDP CPU CLK100M N.

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include XDP CPU TCK, XDP CPU TMS, XDP CPU TDI, XDP CPU TDO, XDP CPU TRST L, XDP CPU PRDY L, XDP CPU PREQ L.

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include XDP PCH TCK, XDP PCH TMS, XDP PCH TDI, XDP PCH TDO.

Chipset Test Interface

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include USB EXTA\_OC\_R\_L, USB EXTB\_OC\_R\_L, USB EXTC\_OC\_R\_L, USB EXTD\_OC\_R\_L, USB EXTE\_OC\_EHCI\_R\_L, USB EXTF\_OC\_EHCI\_R\_L, AP\_PWR\_EN\_R, SDCONN\_STATE\_CHANGE\_R, TBT\_CIO\_PLUG\_EVENT\_R, ISOLATE\_CPU\_MEM\_R\_L, GPU\_GOOD\_R, DP\_AUXCH\_ISOL\_R, SATARDRVR\_EN\_R, DP\_TBT\_SEL\_R, JTAG\_TBT\_TCK\_R, AUD\_IPHS\_SWITCH\_EN\_PCH\_R, ENET\_LOW\_PWR\_PCH\_R, XDP\_PIN03.

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include XDP DA0 USB EXTA\_OC\_L, XDP DA1 USB EXTB\_OC\_L, XDP DA2 USB EXTC\_OC\_L, XDP DA3 USB EXTD\_OC\_L, XDP DB0 USB EXTB\_OC\_EHCI\_L, XDP DB1 USB EXTD\_OC\_EHCI\_L, XDP DB2 AP\_PWR\_EN, XDP DB3 SDCONN\_STATE\_CHANGE, XDP FC1 TBT\_CIO\_PLUG\_EVENT, XDP DC0 ISOLATE\_CPU\_MEM\_L, XDP DC1 GPU\_GOOD, XDP DC2 DP\_AUXCH\_ISOL, XDP DC3 SATARDRVR\_EN, XDP DD0 DP\_TBT\_SEL, XDP DD1 JTAG\_TBT\_TCK, XDP DD2 AUD\_IPHS\_SWITCH\_EN\_PCH, XDP DD3 ENET\_LOW\_PWR\_PCH, XDP FC0\_PCH\_GPIO15.

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include USB EXTA\_OC\_L, USB EXTB\_OC\_L, USB EXTC\_OC\_L, USB EXTD\_OC\_L, USB EXTE\_OC\_EHCI\_L, AP\_PWR\_EN, SDCONN\_STATE\_CHANGE, TBT\_CIO\_PLUG\_EVENT, ISOLATE\_CPU\_MEM\_L, GPU\_GOOD, DP\_AUXCH\_ISOL, SATARDRVR\_EN, DP\_TBT\_SEL, JTAG\_TBT\_TCK, AUD\_IPHS\_SWITCH\_EN\_PCH, ENET\_LOW\_PWR\_PCH, DP\_AUXCH\_ISOL\_EN.

Apple Inc. logo and text: SYNC MASTER=D8 ROSITA, SYNC DATE=03/23/2012, CPU MISC/DMI/FDI/XDP Constraints, DRAWING NUMBER 051-9504, REVISION 7.0.0, BRANCH prefsb, PAGE 123 OF 143, SHEET 99 OF 117.

SATA

SATA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SATA_PHY	*	SATA_90D
COMP_SATA_PHY	*	SATA_50S

SATA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ISO	*	=7.2X_DIELECTRIC	?
COMP_SATA_ISO	*	=5.4X_DIELECTRIC	?

SATA Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
15.2.1	90	95	20	23.62	SATA Gen2, SATA Gen3

SATA Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
15-3	50	50	15	15.75	SATA Gen2, SATA Gen3

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA	*	*	SATA_ISO
COMP_SATA	*	*	COMP_SATA_ISO

SATA

Electrical Constraint Set	Physical	Spacing	
PCH SATA Port 0 (HDD)			
E820	SATA_R2D	SATA_PHY	SATA SATA HDD R2D_P 44
E821	SATA_R2D	SATA_PHY	SATA SATA HDD R2D_N 44
E822	SATA_R2D	SATA_PHY	SATA SATA HDD R2D_C_P 18 44
E823	SATA_R2D	SATA_PHY	SATA SATA HDD R2D_C_N 18 44
E824	SATA_D2R	SATA_PHY	SATA SATA HDD D2R_P 18 44
E825	SATA_D2R	SATA_PHY	SATA SATA HDD D2R_N 18 44
E826	SATA_D2R	SATA_PHY	SATA SATA HDD D2R_C_P 44
E827	SATA_D2R	SATA_PHY	SATA SATA HDD D2R_C_N 44
PCH SATA Port 1 (SSD)			
E828	SATA_R2D_MIX_SSD	SATA_PHY	SATA SATA SSD R2D_P 18 44
E829	SATA_R2D_MIX_SSD	SATA_PHY	SATA SATA SSD R2D_N 18 44
E830	SATA_D2R_MIX_SSD	SATA_PHY	SATA SATA SSD D2R_P 18 44
E831	SATA_D2R_MIX_SSD	SATA_PHY	SATA SATA SSD D2R_N 18 44
PCH SATA Compensation			
E100	COMP_SATA_PHY	COMP_SATA	PCH SATA1COMP 18
E101	COMP_SATA_PHY	COMP_SATA	PCH SATA3COMP 18
E102	COMP_SATA_PHY	COMP_SATA	PCH SATA3RBIAS 18

Unused

Electrical Constraint Set	Physical	Spacing

SYNC MASTER=D8 MARK		SYNC DATE=02/10/2012	
SATA/FDI/XDP Constraints			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	124 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	100 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCH_ISO	*	=6.5X_DIELECTRIC	?	CLK_PCH	*	*	CLK_PCH_ISO
COMP_PCH_ISO	*	=2:1_SPACING	?	COMP_PCH	*	*	COMP_PCH_ISO
PCH_ISO	*	=3:1_SPACING	?	PCH	*	*	PCH_ISO

PCI

PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCI_ISO	*	=3.6X_DIELECTRIC	?	CLK_PCI	*	*	CLK_PCI_ISO

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LPC_ISO	*	=1.5:1_SPACING	?	LPC	*	*	LPC_ISO
CLK_LPC_ISO	*	=3.6X_DIELECTRIC	?	CLK_LPC	*	*	CLK_LPC_ISO

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA_ISO	*	=2X_DIELECTRIC	?	HDA	*	*	HDA_ISO

Crystal

Crystal-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XTAL_ISO	*	=4X_DIELECTRIC	?	XTAL	*	*	XTAL_ISO

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI_ISO	*	=2X_DIELECTRIC	?	SPI	*	*	SPI_ISO

PCI

Electrical Constraint Set	Physical	Spacing		
PCI Clock				
E83D	CLK_PCH_50S	CLK_PCH	PCH_CLK33M_PCIIN	18 26
E83D	CLK_PCH_50S	CLK_PCH	PCH_CLK33M_PCIOUT	20 26

LPC

Electrical Constraint Set	Physical	Spacing		
LPC				
E83D	LPC_50S	LPC	LPC_AD<3..0>	18 47 49
E83D	LPC_50S	LPC	LPC_R_AD<3..0>	18
E83D	LPC_50S	LPC	LPC_FRAME_L	18 47 49
E83D	LPC_50S	LPC	LFRAME_L	18
LPC Clocks				
E83D	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS	26 49
E83D	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS_R	20 26
E83D	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC	26 47
E83D	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R	20 26

PCH Clocks

Electrical Constraint Set	Physical	Spacing		
PCH Reference Clock				
E83D	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_SB	26
E83D	CLK_PCH_50S	CLK_PCH	PCH_CLK25M_XTALIN	18 26
PCH Ref Clock Comp				
E83D	PCH_50S	COMP_PCH	PCH_XCLK_RCOMP	18
PCH RTC 32K				
E83D	CLK_XTAL	XTAL	PCH_CLK32K_RTCX1	18 26
E83D	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2	18 26
E83D	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R	26
SMC 32K				
E83D	CLK_PCH_50S	CLK_PCH	PM_CLK32K_SUSCLK_R	19 48
E83D	CLK_PCH_50S	CLK_PCH	SMC_CLK32K	47 48

25 MHz Reference Clocks

Electrical Constraint Set	Physical	Spacing		
25M Reference Crystal				
E83D	CLK_XTAL	XTAL	SYSCLK_CLK25M_X1	26
E83D	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2	26
E83D	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2_R	26
25M Reference Clocks				
E83D	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_ENET	26 39
E83D	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_ENET_R	26
E83D	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_TBT	26 36
E83D	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_TBT_R	36

HDA

Electrical Constraint Set	Physical	Spacing		
HDA				
E83D	HDA_50S	HDA	HDA_BIT_CLK	18 56
E83D	HDA_50S	HDA	HDA_BIT_CLK_R	18
E83D	HDA_50S	HDA	HDA_RST_L	18 56
E83D	HDA_50S	HDA	HDA_RST_R_L	18
E83D	HDA_50S	HDA	HDA_SDOUT	18 56
E83D	HDA_50S	HDA	HDA_SDOUT_R	15 18
E83D	HDA_50S	HDA	HDA_SYNC	15 18 56
E83D	HDA_50S	HDA	HDA_SYNC_R	18
E83D	HDA_50S	HDA	HDA_SDINO	18 56
E83D	HDA_50S	HDA	AUD_SDI_R	56
E83D	HDA_50S	HDA	SPI_DESCRIPTOR_OVERRIDE_R	15
SPDIF				
E83D	HDA	HDA	AUD_SPDIF_CHIP	56
E83D	HDA	HDA	AUD_SPDIF_OUT	56 60

SPI Bootrom

Electrical Constraint Set	Physical	Spacing		
SPI ROM				
E83D	SPI_50S	SPI	SPI_CLK_R	18 49
E83D	SPI_50S	SPI	SPI_CLK	49
E83D	SPI_50S	SPI	SPI_ALT_CLK	49
E83D	SPI_50S	SPI	SPI_SMC_CLK	47 48
E83D	SPI_50S	SPI	SPI_MLB_CLK	48 49
E83D	SPI_50S	SPI	SPI_CS0_R_L	18 49
E83D	SPI_50S	SPI	SPI_CS0_L	49
E83D	SPI_50S	SPI	SPI_ALT_CS_L	49
E83D	SPI_50S	SPI	SPI_SMC_CS_L	47 48
E83D	SPI_50S	SPI	SPI_MLB_CS_L	48 49
E83D	SPI_50S	SPI	SPI_MOSTI_R	18 49
E83D	SPI_50S	SPI	SPI_MOSTI	49
E83D	SPI_50S	SPI	SPI_ALT_MOSTI	49
E83D	SPI_50S	SPI	SPI_SMC_MOSTI	47 48
E83D	SPI_50S	SPI	SPI_MLB_MOSTI	48 49
E83D	SPI_50S	SPI	SPI_MISO	18 49
E83D	SPI_50S	SPI	SPI_ALT_MISO	49
E83D	SPI_50S	SPI	SPI_SMC_MISO	47 48
E83D	SPI_50S	SPI	SPI_MLB_MISO	48 49
E83D	SPI_50S	SPI	SPIROM_USE_MLB	21 49

SYNC MASTER=D8 MARK SYNC DATE=02/10/2012

PCH and BR Constraints

Apple Inc.

051-9504

7.0.0

prefs

125 OF 143

101 OF 117

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

USB

USB-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
USB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB2_PHY	*	USB_90D
USB3_PHY	*	USB_85D
USB_HUB_PHY	*	USB_50S

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Comments
12.2.1	90	90	12/2.8 mils = 4.29:1	USB 2.0
13.3.1	85	85	20/2.8 mils = 7.14:1	USB 3.0
			50/2.8 mils = 17.9:1	USB 2.0/3.0

SMSC Hub Application Note 15.17  
Single-ended impedance range from 45-80 ohm is acceptable

USB 2.0 Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2_ISO	*	=4.4X_DIELECTRIC	?
USB2_ISO	TOP,BOTTOM	=4.4X_DIELECTRIC	?
USB2_CLK_ISO	*	=18X_DIELECTRIC	?
USB2_CLK_ISO	TOP,BOTTOM	=18X_DIELECTRIC	?
USB_HUB_ISO	*	=2:1_SPACING	?

USB 2.0 Spacing Rules

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB2	*	*	USB2_ISO
USB2	*CLK*	*	USB2_CLK_ISO
USB2	DISPLAYPORT	*	USB2_CLK_ISO
USB2	*TBT*	*	USB2_CLK_ISO
USB2	*ENET*	*	USB2_CLK_ISO
USB2	*SD*	*	USB2_CLK_ISO
USB3	PCIE	*	USB3_CLK_ISO
USB3	SATA	*	USB3_CLK_ISO
USB_HUB	*	*	USB_HUB_ISO

USB 3.0 Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_ISO	*	=7.3X_DIELECTRIC	?
USB3_ISO	TOP,BOTTOM	=7.3X_DIELECTRIC	?
USB3_CLK_ISO	*	=18X_DIELECTRIC	?
USB3_CLK_ISO	TOP,BOTTOM	=18X_DIELECTRIC	?
USB3_USB3_ISO	*	=7.3X_DIELECTRIC	?
USB3_USB3_ISO	TOP,BOTTOM	=7.3X_DIELECTRIC	?
USB3_USB3_ISO	ISL10	=5X_DIELECTRIC	?

USB 3.0 Spacing Rules

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3	*	*	USB3_ISO
USB3	*CLK*	*	USB3_CLK_ISO
USB3	DISPLAYPORT	*	USB3_CLK_ISO
USB3	*TBT*	*	USB3_CLK_ISO
USB3	*ENET*	*	USB3_CLK_ISO
USB3	*SD*	*	USB3_CLK_ISO
USB3	PCIE	*	USB3_CLK_ISO
USB3	SATA	*	USB3_CLK_ISO
USB3	USB3	*	USB3_USB3_ISO

CAMERA CONTROLLER

Camera Controller's SMIA Interface & MISC. Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMIA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CAM_SE	*	Y	0.2 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMIA_DIFF_PHY	*	SMIA_100D
CAM_PHY	*	CAM_SE

Camera Controller's SMIA Interface & MISC. Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMIA_DIFF_ISO	*	=6:1_SPACING	?
SMIA_DIFF2DIFF	*	=3:1_SPACING	?
CAM_ISO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMIA_DIFF	*	*	SMIA_DIFF_ISO
SMIA_DIFF	SMIA_DIFF	*	SMIA_DIFF2DIFF
CAM	*	*	CAM_ISO

USB 3.0 and USB 2.0 Trixies Muxing

Electrical Constraint Set	Physical	Spacing	
<b>External Port A (J4600)</b>			
R490	USB3_RX_CONN	USB3_PHY	USB3_EXTX_RX_P 45
R491	USB3_RX_CONN	USB3_PHY	USB3_EXTX_RX_N 45
R492	USB3_RX_CONN	USB3_PHY	USB3_EXTX_RX_F_P 45
R493	USB3_RX_CONN	USB3_PHY	USB3_EXTX_RX_F_N 45
R494	USB3_TX_CONN	USB3_PHY	USB3_EXTX_TX_P 45
R495	USB3_TX_CONN	USB3_PHY	USB3_EXTX_TX_N 45
R496	USB3_TX_CONN	USB3_PHY	USB3_EXTX_TX_F_P 45
R497	USB3_TX_CONN	USB3_PHY	USB3_EXTX_TX_F_N 45
R498	USB2_MIXED_MOTO_CONN	USB2_PHY	USB_PCH_0_P 45
R499	USB2_MIXED_MOTO_CONN	USB2_PHY	USB_PCH_0_N 45
R500	USB2_MIXED_MOTO_CONN	USB2_PHY	USB2_EXTX_MUXED_P 45
R501	USB2_MIXED_MOTO_CONN	USB2_PHY	USB2_EXTX_MUXED_N 45
R502	USB2_MIXED_MOTO_CONN	USB2_PHY	USB2_EXTX_MUXED_F_P 45
R503	USB2_MIXED_MOTO_CONN	USB2_PHY	USB2_EXTX_MUXED_F_N 45
<b>External Port B (J4610)</b>			
R504	USB3_RX_CONN	USB3_PHY	USB3_EXTB_RX_P 45
R505	USB3_RX_CONN	USB3_PHY	USB3_EXTB_RX_N 45
R506	USB3_RX_CONN	USB3_PHY	USB3_EXTB_RX_F_P 45
R507	USB3_RX_CONN	USB3_PHY	USB3_EXTB_RX_F_N 45
R508	USB3_TX_CONN	USB3_PHY	USB3_EXTB_TX_P 45
R509	USB3_TX_CONN	USB3_PHY	USB3_EXTB_TX_N 45
R510	USB3_TX_CONN	USB3_PHY	USB3_EXTB_TX_F_P 45
R511	USB3_TX_CONN	USB3_PHY	USB3_EXTB_TX_F_N 45
R512	USB2_MIXED_CONN	USB2_PHY	USB_PCH_1_P 45
R513	USB2_MIXED_CONN	USB2_PHY	USB_PCH_1_N 45
R514	USB2_MIXED_CONN	USB2_PHY	USB_PCH_9_P 45
R515	USB2_MIXED_CONN	USB2_PHY	USB_PCH_9_N 45
R516	USB2_MIXED_CONN	USB2_PHY	USB2_EXTB_MUXED_P 45
R517	USB2_MIXED_CONN	USB2_PHY	USB2_EXTB_MUXED_N 45
R518	USB2_MIXED_CONN	USB2_PHY	USB2_EXTB_MUXED_F_P 45
R519	USB2_MIXED_CONN	USB2_PHY	USB2_EXTB_MUXED_F_N 45
<b>External Port C (J4700)</b>			
R520	USB3_RX_CONN	USB3_PHY	USB3_EXTC_RX_P 46
R521	USB3_RX_CONN	USB3_PHY	USB3_EXTC_RX_N 46
R522	USB3_RX_CONN	USB3_PHY	USB3_EXTC_RX_F_P 46
R523	USB3_RX_CONN	USB3_PHY	USB3_EXTC_RX_F_N 46
R524	USB3_TX_CONN	USB3_PHY	USB3_EXTC_TX_P 46
R525	USB3_TX_CONN	USB3_PHY	USB3_EXTC_TX_N 46
R526	USB3_TX_CONN	USB3_PHY	USB3_EXTC_TX_F_P 46
R527	USB3_TX_CONN	USB3_PHY	USB3_EXTC_TX_F_N 46
R528	USB2_CONN	USB2_PHY	USB_PCH_2_P 46
R529	USB2_CONN	USB2_PHY	USB_PCH_2_N 46
R530	USB2_CONN	USB2_PHY	USB2_EXTC_F_P 46
R531	USB2_CONN	USB2_PHY	USB2_EXTC_F_N 46
<b>External Port D (J4710)</b>			
R532	USB3_RX_CONN	USB3_PHY	USB3_EXTD_RX_P 46
R533	USB3_RX_CONN	USB3_PHY	USB3_EXTD_RX_N 46
R534	USB3_RX_CONN	USB3_PHY	USB3_EXTD_RX_F_P 46
R535	USB3_RX_CONN	USB3_PHY	USB3_EXTD_RX_F_N 46
R536	USB3_TX_CONN	USB3_PHY	USB3_EXTD_TX_P 46
R537	USB3_TX_CONN	USB3_PHY	USB3_EXTD_TX_N 46
R538	USB3_TX_CONN	USB3_PHY	USB3_EXTD_TX_F_P 46
R539	USB3_TX_CONN	USB3_PHY	USB3_EXTD_TX_F_N 46
R540	USB2_CONN	USB2_PHY	USB_PCH_3_P 46
R541	USB2_CONN	USB2_PHY	USB_PCH_3_N 46
R542	USB2_CONN	USB2_PHY	USB_PCH_10_P 46
R543	USB2_CONN	USB2_PHY	USB_PCH_10_N 46
R544	USB2_CONN	USB2_PHY	USB2_EXTD_MUXED_P 46
R545	USB2_CONN	USB2_PHY	USB2_EXTD_MUXED_N 46
R546	USB2_CONN	USB2_PHY	USB2_EXTD_MUXED_F_P 46
R547	USB2_CONN	USB2_PHY	USB2_EXTD_MUXED_F_N 46
<b>Camera (U4200)</b>			
R548	USB2_CONN_INT	USB2_PHY	USB_CAMERA_P 42
R549	USB2_CONN_INT	USB2_PHY	USB_CAMERA_N 42
<b>PCH USB Compensation</b>			
R550	PCH_50S	COMP_PCH	PCH_USB_RBIAIS 20

Electrical Constraint Set	Physical	Spacing	Voltage
<b>Camera Controller Local Ground</b>			
R551	GND_PHY	GND	0V CAM_AGND 42
R552	GND_PHY	GND	0V CAM_P1L_GND 42

USB Hub

Electrical Constraint Set	Physical	Spacing	
<b>USB 2.0 Hub</b>			
R553	USB2_HUB_PCH	USB2_PHY	USB_PCH_7_P 20 27
R554	USB2_HUB_PCH	USB2_PHY	USB_PCH_7_N 20 27
R555	USB2_HUB_RT	USB2_PHY	USB_BT_P 27 35
R556	USB2_HUB_RT	USB2_PHY	USB_BT_N 27 35
R557	USB2_HUB_RT	USB2_PHY	USB_BT_MUX_P 35
R558	USB2_HUB_RT	USB2_PHY	USB_BT_MUX_N 35
R559	USB_HUB_PHY	USB_HUB	USB_HUB_2P 27
R560	USB_HUB_PHY	USB_HUB	USB_HUB_2N 27
<b>USB 2.0 Hub Misc.</b>			
R561	USB_HUB_PHY	USB_HUB	USB_HUB_RESET_I 27
R562	USB_HUB_PHY	USB_HUB	USB_HUB_VBUS_DET 27
R563	USB_HUB_PHY	USB_HUB	USB_HUB_NON_REMO 27
R564	USB_HUB_PHY	USB_HUB	USB_HUB_NON_REM1 27
R565	USB_HUB_PHY	USB_HUB	USB_HUB_HS_IND 27
<b>USB 2.0 Hub Compensation</b>			
R566	PCH_50S	COMP_PCH	USB_HUB_RBIAIS 27
<b>USB 2.0 Hub Crystal</b>			
R567	CLK_XTAL	XTAL	USB_HUB_XTAL1 27
R568	CLK_XTAL	XTAL	USB_HUB_XTAL2 27
R569	CLK_XTAL	XTAL	USB_HUB_XTAL2_R 27

Camera Controller

Electrical Constraint Set	Physical	Spacing	
<b>SMIA</b>			
R570	SMIA_DATA	SMIA_DIFF_PHY	SMIA_DATA_P 42
R571	SMIA_DATA	SMIA_DIFF_PHY	SMIA_DATA_N 42
R572	SMIA_CLK	SMIA_DIFF_PHY	SMIA_CLK_P 42
R573	SMIA_CLK	SMIA_DIFF_PHY	SMIA_CLK_N 42
<b>MISC</b>			
R574	SPT_50S	SPT	CAM_SF_CLK 42
R575	SPT_50S	SPT	CAM_SF_CLK_R 42
R576	SPT_50S	SPT	CAM_SF_DIN 42
R577	SPT_50S	SPT	CAM_SF_DIN_R 42
R578	SPT_50S	SPT	CAM_SF_CS_L 42
R579	SPT_50S	SPT	CAM_SF_WP_L 42
R580	SPT_50S	SPT	CAM_SF_DOUT 42
R581	SPT_50S	SPT	CAM_SF_DOUT_R 42
R582	SPT_50S	SPT	CAM_SF_HOLD_L 42
R583	CAM_PHY	CAM	CAM_USB_VRES 42
R584	CAM_PHY	CAM	MIFI_RESISTOR 42
R585	PH	PH	CAM_EXT_BOOT_L 43
R586	PH	PH	PCH_CAM_EXT_BOOT_R_L 21 43
R587	PH	PH	CAM_P1V2_RST_HOLDOFF 43
R588	PH	PH	CAM_P1V2_RST_HOLDOFF_L 43
<b>I2C</b>			
R589	SMB_PHY	SMB	I2C_CAMSENSOR_SDA 42
R590	SMB_PHY	SMB	I2C_CAMSENSOR_SCL 42
R591	SMB_PHY	SMB	SMB_ALS_F_SDA 42
R592	SMB_PHY	SMB	SMB_ALS_F_SCL 42
<b>Camera Controller Crystal</b>			
R593	CLK_XTAL	XTAL	CAM_XTAL_IN 42
R594	CLK_XTAL	XTAL	CAM_XTAL_OUT 42
R595	CLK_XTAL	XTAL	CAM_XTAL_OUT_R 42

SYNC MASTER=D8 KOSECOFF SYNC DATE=06/22/2012

USB/Camera Constraints

Apple Inc.

DRAWING NUMBER: 051-9504  
REVISION: 7.0.0

BRANCH: prefsb

PAGE: 126 OF 143  
SHEET: 102 OF 117

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

**SMBus**

**SMBus-specific Physical Rules**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

**Physical Net Type to Rule Map**

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_PHY	*	SMB_55S

**SMBus-specific Spacing Definitions**

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB_ISO	*	=2x_DIELECTRIC	?

**Constraints**

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SMB_ISO

**Sensor**

**Sensor-specific Physical Rules**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
SNS_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

**Physical Net Type to Rule Map**

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_DIFF_PHY	*	1:1_DIFFPAIR
SNS_PHY	*	SNS_50S

**Sensor-specific Spacing Definitions**

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE_ISO	*	=4:1_SPACING	?

**Constraints**

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SENSE	*	*	SENSE_ISO
SENSE	POWER	*	PWR_P2MM
SENSE	GND	*	GND_P2MM

D

D

C


C

B

B

A

A

SYNC MASTER=D8 MARK		SYNC DATE=04/23/2012	
<b>SMBus/Sensor Constraints</b>			
 Apple Inc.	DRAWING NUMBER	051-9504	SIZE
	REVISION	7.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	prefsb	
	PAGE	127 OF 143	
	SHEET	103 OF 117	

DC-DC

Power-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GND_P3MM	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
GND_P5MM	*	Y	0.500 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
POWER_P3MM	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_P6MM	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_P5MM	*	Y	0.500 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VR_CTL_PHY	*	POWER_P5MM
VR_CTL_PHY	BGA	STANDARD
VR_VID_PHY	*	POWER_50S
POWER_PHY	*	POWER_P6MM
GND_PHY	*	GND_P5MM

Constraints Power and Common

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	POWER_ISO
GND	*	*	GND_ISO

Power-specific Spacing Definitions Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_ISO	*	=STANDARD	?

DC-DC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SWNODE_ISO	*	=8:1_SPACING	1000
SWNODE_SW2SW	*	=1:1_SPACING	?
SWNODE_SW2PWR	*	=2:1_SPACING	?
SWNODE_SW2GND	*	=2:1_SPACING	?
SWNODE_LG2SW	*	=3:1_SPACING	?

DC-DC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL_ISO	*	=3:1_SPACING	?
VR_VID_ISO	*	=4X_DIELECTRIC	?

DC-DC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_SWITCH	*	*	SWNODE_ISO
VR_SWITCH	*	BGA	BGA_P1MM
VR_SWITCH	VR_SWITCH	*	SWNODE_SW2SW
VR_SWITCH	POWER	*	SWNODE_SW2PWR
VR_SWITCH	GND	*	SWNODE_SW2GND
VR_LGATE	*	*	SWNODE_ISO
VR_LGATE	VR_SWITCH	*	SWNODE_LG2SW

DC-DC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CTL	*	*	VR_CTL_ISO
VR_VID	*	*	VR_VID_ISO

CPU VccSA

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Input Bus</b>					
E124	POWER_PHY	POWER	5V		REG_VCC_U7500
E125	POWER_PHY	POWER	5V		REG_PVCC_U7500
<b>Local Ground</b>					
E126	GND_PHY	GND	0V		AGND_VCCSA0
<b>VCCSA</b>					
E127	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_VCCSA0
E128	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_VCCSA0
E129	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_VCCSA0_RC
E130	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_VCCSA0
E131	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_LGATE_VCCSA0
E132	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_VCCSA0
E133	VR_CTL_PHY	VR_CTL			REG_VCCSA0_OCSET
E134	VR_CTL_PHY	VR_CTL			REG_VCCSA0_VO
E135					SNS_CPU_VCCSA
E136	VSNS_CPU_VCCSA	SNS_DIFF_PHY			SNS_VCCSA0_XW_P
E137	VSNS_CPU_VCCSA	SNS_DIFF_PHY			SNS_VCCSA0_XW_N
E138					REG_VCCSA0_FB
E139					REG_VCCSA0_RTN
E140	VR_CTL_PHY	VR_CTL			REG_VCCSA0_SREF
E141	VR_CTL_PHY	VR_CTL			REG_VCCSA0_FSEL
<b>Output Bus</b>					
E142	POWER_PHY	POWER	0.925V		PPVCCSA_S0

CPU VccIO PCH 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Input Bus</b>					
E11	POWER_PHY	POWER	5V		REG_VCC_U7400
E12	POWER_PHY	POWER	5V		REG_PVCC_U7400
<b>Local Ground</b>					
E13	GND_PHY	GND	0V		AGND_CPU_P1V05S0
<b>1.05V S0</b>					
E15	POWER_PHY	VR_SWITCH	12V	TRUE	REG_CPU_PHASE_P1V05S0
E17	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_CPU_BOOT_P1V05S0
E16	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_CPU_BOOT_P1V05S0_RC
E18	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_CPU_UGATE_P1V05S0
E19	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_CPU_UGATE_P1V05S0_R
E110	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_CPU_LGATE_P1V05S0
E111	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_CPU_SNUBBER_P1V05S0
E112	VR_CTL_PHY	VR_CTL			REG_CPU_P1V05S0_OCSET
E113	VR_CTL_PHY	VR_CTL			REG_CPU_P1V05S0_VO
E114	VSNS_CPU_VCCIO	SNS_DIFF_PHY			SNS_CPU_VCCIO_P
E115	VSNS_CPU_VCCIO	SNS_DIFF_PHY			SNS_CPU_VCCIO_N
E116					SNS_CPU_P1V05S0_XW_P
E117					SNS_CPU_P1V05S0_XW_N
E118					REG_CPU_P1V05S0_FB
E119					REG_CPU_P1V05S0_RTN
E121	VR_CTL_PHY	VR_CTL			REG_CPU_P1V05S0_SREF
E120	VR_CTL_PHY	VR_CTL			REG_CPU_P1V05S0_FSEL
<b>Output Bus</b>					
E122	POWER_PHY	POWER	1.05V		PP1V05_S0_CPU

PCH/GPU/TBT 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Input Bus</b>					
E11	POWER_PHY	POWER	5V		REG_VCC_U7700
<b>Local Ground</b>					
E12	GND_PHY	GND	0V		P1V05_AGND
<b>1.05V S0</b>					
E14	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_P1V05S0
E15	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_P1V05S0_L
E16	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_P1V05S0
E17	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_P1V05S0_RC
E18	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_P1V05S0
E19	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_P1V05S0_R
E20	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE_P1V05S0
E21	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_P1V05S0
E22	VR_CTL_PHY	VR_CTL			REG_P1V05S0_OCSET
E23	VR_CTL_PHY	VR_CTL			REG_P1V05S0_VO
E24	POWER_PHY	VR_SWITCH	12V		REG_P1V05S0_VO_R
E25	POWER_PHY	VR_SWITCH	12V		P1V05_OCSET_R
<b>Output Bus</b>					
E26	POWER_PHY	POWER	1.05V		PP1V05_S0_PCH
E27	POWER_PHY	POWER	1.05V		PP1V05_S0
<b>FET Switched</b>					
E28	POWER_PHY	POWER	1.05V		PP1V05_TBTLIC
E29	POWER_PHY	POWER	1.05V		PP1V05_TBTCIO

SYNC MASTER=D8 MARK SYNC DATE=02/10/2012

**VReg Constraints**

Apple Inc.

DRAWING NUMBER: 051-9504  
REVISION: 7.0.0

BRANCH: prefsb

PAGE: 128 OF 143  
SHEET: 104 OF 117

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



CPU Core Phases

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
<b>Input Bus</b>						
PP12V_S0_CPUCORE_FLT	POWER_PHY	POWER	12V			PP12V_S0_CPUCORE_FLT 66 67 68
REG_VCC_U7100	POWER_PHY	POWER	5V			REG_VCC_U7100 66
<b>Local Ground</b>						
AGND_CPU	GND_PHY	GND	0V			AGND_CPU 66 67 68
<b>Phase 1</b>						
REG_LVCC_U7210	POWER_PHY	POWER	12V			REG_LVCC_U7210 67
REG_PWM_CPUCORE_1	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_1 66 67
REG_PWM_CPUCORE_1_R	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_1_R 66
REG_PHASE_CPUCORE_1	POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_CPUCORE_1 67
REG_BOOT_CPUCORE_1	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUCORE_1 67
REG_BOOT_CPUCORE_1_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_CPUCORE_1_RC 67
REG_UGATE_CPUCORE_1	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_CPUCORE_1 67
REG_LGATE_CPUCORE_1	VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_CPUCORE_1 67
REG_SNUBBER_CPUCORE_1	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_CPUCORE_1 67
PPCPUCORE_S0_SENSE_1	POWER_PHY	POWER	1.1V			PPCPUCORE_S0_SENSE_1 67
REG_ISENCORE_1_P	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_1_P 66 67
REG_ISENCORE_1_N	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_1_N 66 67
REG_ISENCORE_1_NR	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_1_NR 66 67
<b>Phase 2</b>						
REG_LVCC_U7230	POWER_PHY	POWER	12V			REG_LVCC_U7230 67
REG_PWM_CPUCORE_2	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_2 66 67
REG_PWM_CPUCORE_2_R	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_2_R 66
REG_PHASE_CPUCORE_2	POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_CPUCORE_2 67
REG_BOOT_CPUCORE_2	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUCORE_2 67
REG_BOOT_CPUCORE_2_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_CPUCORE_2_RC 67
REG_UGATE_CPUCORE_2	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_CPUCORE_2 67
REG_LGATE_CPUCORE_2	VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_CPUCORE_2 67
REG_SNUBBER_CPUCORE_2	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_CPUCORE_2 67
PPCPUCORE_S0_SENSE_2	POWER_PHY	POWER	1.1V			PPCPUCORE_S0_SENSE_2 67
REG_ISENCORE_2_P	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_2_P 66 67
REG_ISENCORE_2_N	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_2_N 66 67
REG_ISENCORE_2_NR	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_2_NR 66 67
<b>Phase 3</b>						
REG_LVCC_U7250	POWER_PHY	POWER	12V			REG_LVCC_U7250 67
REG_PWM_CPUCORE_3	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_3 66 67
REG_PWM_CPUCORE_3_R	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_3_R 66
REG_PHASE_CPUCORE_3	POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_CPUCORE_3 67
REG_BOOT_CPUCORE_3	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUCORE_3 67
REG_BOOT_CPUCORE_3_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_CPUCORE_3_RC 67
REG_UGATE_CPUCORE_3	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_CPUCORE_3 67
REG_LGATE_CPUCORE_3	VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_CPUCORE_3 67
REG_SNUBBER_CPUCORE_3	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_CPUCORE_3 67
PPCPUCORE_S0_SENSE_3	POWER_PHY	POWER	1.1V			PPCPUCORE_S0_SENSE_3 67
REG_ISENCORE_3_P	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_3_P 66 67
REG_ISENCORE_3_N	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_3_N 66 67
REG_ISENCORE_3_NR	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_3_NR 66 67
<b>Phase 4</b>						
REG_LVCC_U7310	POWER_PHY	POWER	12V			REG_LVCC_U7310 68
REG_PWM_CPUCORE_4	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_4 66 68
REG_PWM_CPUCORE_4_R	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_4_R 66
REG_PHASE_CPUCORE_4	POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_CPUCORE_4 68
REG_BOOT_CPUCORE_4	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUCORE_4 68
REG_BOOT_CPUCORE_4_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_CPUCORE_4_RC 68
REG_UGATE_CPUCORE_4	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_CPUCORE_4 68
REG_LGATE_CPUCORE_4	VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_CPUCORE_4 68
REG_SNUBBER_CPUCORE_4	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_CPUCORE_4 68
PPCPUCORE_S0_SENSE_4	POWER_PHY	POWER	1.1V			PPCPUCORE_S0_SENSE_4 68
REG_ISENCORE_4_P	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_4_P 66 68
REG_ISENCORE_4_N	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_4_N 66 68
REG_ISENCORE_4_NR	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_4_NR 66 68
SNS_CORE_XW_P	ISNS_CPU_CORE	SNS_DIFF_PHY				SNS_CORE_XW_P 66
SNS_CORE_XW_N	ISNS_CPU_CORE	SNS_DIFF_PHY				SNS_CORE_XW_N 66
SNS_CORE_R_P	ISNS_CPU_CORE	SNS_DIFF_PHY				SNS_CORE_R_P 66
SNS_CORE_R_N	ISNS_CPU_CORE	SNS_DIFF_PHY				SNS_CORE_R_N 66
SNS_CPU_VAXG_P	ISNS_CPU_CORE	SNS_DIFF_PHY				SNS_CPU_VAXG_P 13 66
SNS_CPU_VAXG_N	ISNS_CPU_CORE	SNS_DIFF_PHY				SNS_CPU_VAXG_N 13 66
SNS_CPU_VCORE_P	ISNS_CPU_CORE	SNS_DIFF_PHY				SNS_CPU_VCORE_P 13 66
SNS_CPU_VCORE_N	ISNS_CPU_CORE	SNS_DIFF_PHY				SNS_CPU_VCORE_N 13 66
SNS_P1V05_IOVDD_XW_P	ISNS_CPU_CORE	SNS_DIFF_PHY				SNS_P1V05_IOVDD_XW_P 95
SNS_P1V05_IOVDD_XW_N	ISNS_CPU_CORE	SNS_DIFF_PHY				SNS_P1V05_IOVDD_XW_N 95

CPU AXG Phase and Core Controller

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
<b>AXG</b>						
REG_LVCC_U7330	POWER_PHY	POWER	12V			REG_LVCC_U7330 68
REG_PWM_CPUAXG	VR_CTL_PHY	VR_CTL				REG_PWM_CPUAXG 66 68
REG_PWM_CPUAXG_R	VR_CTL_PHY	VR_CTL				REG_PWM_CPUAXG_R 66
REG_PHASE_CPUAXG	POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_CPUAXG 68
REG_BOOT_CPUAXG	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUAXG 68
REG_BOOT_CPUAXG_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_CPUAXG_RC 68
REG_UGATE_CPUAXG	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_CPUAXG 68
REG_LGATE_CPUAXG	VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_CPUAXG 68
REG_SNUBBER_CPUAXG	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_CPUAXG 68
PPCPUAXG_S0_SENSE	POWER_PHY	POWER	1.1V			PPCPUAXG_S0_SENSE 68
REG_ISENAXG_P	ISNS_CPU_AXG	SNS_DIFF_PHY				REG_ISENAXG_P 68
REG_ISENAXG_N	ISNS_CPU_AXG	SNS_DIFF_PHY				REG_ISENAXG_N 68
REG_ISENAXG_PR	ISNS_CPU_AXG	SNS_DIFF_PHY				REG_ISENAXG_PR 66 68
REG_ISENAXG_NR	ISNS_CPU_AXG	SNS_DIFF_PHY				REG_ISENAXG_NR 66 68
SNS_AXG_R_P	ISNS_CPU_AXG	SNS_DIFF_PHY				SNS_AXG_R_P 66 68
SNS_AXG_R_N	ISNS_CPU_AXG	SNS_DIFF_PHY				SNS_AXG_R_N 66
SNS_AXG_XW_P	ISNS_CPU_AXG	SNS_DIFF_PHY				SNS_AXG_XW_P 66
SNS_AXG_XW_N	ISNS_CPU_AXG	SNS_DIFF_PHY				SNS_AXG_XW_N 66
<b>ISL6364</b>						
REG_CPUCORE_COMP	VR_CTL_PHY	VR_CTL				REG_CPUCORE_COMP 66
CPUCORE_COMP_RC	VR_CTL_PHY	VR_CTL				CPUCORE_COMP_RC 66
REG_CPUCORE_FB	VR_CTL_PHY	VR_CTL				REG_CPUCORE_FB 66
CPUCORE_FB_RC	VR_CTL_PHY	VR_CTL				CPUCORE_FB_RC 66
CPUCORE_FB_R_1	VR_CTL_PHY	VR_CTL				CPUCORE_FB_R_1 66
CPUCORE_FB_R_2	VR_CTL_PHY	VR_CTL				CPUCORE_FB_R_2 66
CPUCORE_PSI_COMP_RC	VR_CTL_PHY	VR_CTL				CPUCORE_PSI_COMP_RC 66
REG_CPUCORE_PSI_COMP	VR_CTL_PHY	VR_CTL				REG_CPUCORE_PSI_COMP 66
REG_CPUCORE_HFCOMP	VR_CTL_PHY	VR_CTL				REG_CPUCORE_HFCOMP 66
REG_CPUCORE_VSEN	SENSE					REG_CPUCORE_VSEN 66
REG_CPUCORE_RGND	SENSE					REG_CPUCORE_RGND 66
REG_CPUCORE_IMON	VR_CTL_PHY	VR_CTL				REG_CPUCORE_IMON 51 66
CPUCORE_IMON_R	VR_CTL_PHY	VR_CTL				CPUCORE_IMON_R 66
REG_CPUCORE_TM	VR_CTL_PHY	VR_CTL				REG_CPUCORE_TM 66
REG_CPUCORE_SUTH	VR_CTL_PHY	VR_CTL				REG_CPUCORE_SUTH 66
REG_CPUCORE_NPSI	VR_CTL_PHY	VR_CTL				REG_CPUCORE_NPSI 66
REG_CPUCORE_FDVID	VR_CTL_PHY	VR_CTL				REG_CPUCORE_FDVID 66
REG_CPUCORE_IAUTO	VR_CTL_PHY	VR_CTL				REG_CPUCORE_IAUTO 66
REG_CPUCORE_SW_FREQ	VR_CTL_PHY	VR_CTL				REG_CPUCORE_SW_FREQ 66
REG_CPUCORE_RAMPADJ	VR_CTL_PHY	VR_CTL				REG_CPUCORE_RAMPADJ 66
REG_CPUCORE_EN_PWR	VR_CTL_PHY	VR_CTL				REG_CPUCORE_EN_PWR 66
CPUCORE_EN_PWR_R	VR_CTL_PHY	VR_CTL				CPUCORE_EN_PWR_R 66
REG_CPUCORE_RSET	VR_CTL_PHY	VR_CTL				REG_CPUCORE_RSET 66
REG_CPUAXG_COMP	VR_CTL_PHY	VR_CTL				REG_CPUAXG_COMP 66
CPUAXG_COMP_RC	VR_CTL_PHY	VR_CTL				CPUAXG_COMP_RC 66
REG_CPUAXG_FB	VR_CTL_PHY	VR_CTL				REG_CPUAXG_FB 66
CPUAXG_FB_RC	VR_CTL_PHY	VR_CTL				CPUAXG_FB_RC 66
CPUAXG_FB_R_1	VR_CTL_PHY	VR_CTL				CPUAXG_FB_R_1 66
CPUAXG_FB_R_2	VR_CTL_PHY	VR_CTL				CPUAXG_FB_R_2 66
REG_CPUAXG_HFCOMP	VR_CTL_PHY	VR_CTL				REG_CPUAXG_HFCOMP 66
REG_CPUAXG_VSEN	SENSE					REG_CPUAXG_VSEN 66
REG_CPUAXG_RGND	SENSE					REG_CPUAXG_RGND 66
REG_CPUAXG_IMON	VR_CTL_PHY	VR_CTL				REG_CPUAXG_IMON 51 66
CPUAXG_IMON_R	VR_CTL_PHY	VR_CTL				CPUAXG_IMON_R 66
REG_CPUAXG_TM	VR_CTL_PHY	VR_CTL				REG_CPUAXG_TM 66
REG_CPUAXG_TCOMP	VR_CTL_PHY	VR_CTL				REG_CPUAXG_TCOMP 66
REG_CPUAXG_SW_FREQ	VR_CTL_PHY	VR_CTL				REG_CPUAXG_SW_FREQ 66
CPU_VIDSCLK	VR_VID_PHY	VR_VID				CPU_VIDSCLK 13 66
CPU_VIDSCLK_R	VR_VID_PHY	VR_VID				CPU_VIDSCLK_R 13
CPU_VIDALERT_L	VR_VID_PHY	VR_VID				CPU_VIDALERT_L 13 66
CPU_VIDALERT_R_L	VR_VID_PHY	VR_VID				CPU_VIDALERT_R_L 13
CPU_VIDSOUT	VR_VID_PHY	VR_VID				CPU_VIDSOUT 13 66
CPU_VIDSOUT_R	VR_VID_PHY	VR_VID				CPU_VIDSOUT_R 13
<b>Output Bus</b>						
PPVCORE_S0_CPU	POWER_PHY	POWER	1.1V			PPVCORE_S0_CPU 6
PPVAXG_S0	POWER_PHY	POWER	1.1V			PPVAXG_S0 6

SYNC MASTER=D8 MARK SYNC DATE=02/10/2012

**CPU VReg Constraints**

Apple Inc.

DRAWING NUMBER: 051-9504 SIZE: D

REVISION: 7.0.0

BRANCH: prefsb

PAGE: 129 OF 143

SHEET: 105 OF 117

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

3.3V S5/5V S4

Physical	Spacing	Voltage	DIDT	NO_TEST	
<b>Input Bus</b>					
POWER_PHY	POWER	12V			REG VIN U7600 71
POWER_PHY	POWER	5V			REG VCC1 U7600 71
POWER_PHY	POWER	5V			REG VCC2 U7600 71
<b>3.3V S5</b>					
POWER_PHY	VR_SWITCH	12V	TRUE		REG PHASE P3V3S5 71
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT P3V3S5 71
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT P3V3S5_RC 71
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE P3V3S5 71
VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE P3V3S5 71
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER P3V3S5 71
VR_CTL_PHY	VR_CTL				REG_P3V3S5_ISEN 71
VR_CTL_PHY	VR_CTL				REG_P3V3S5_OCSET 71
VR_CTL_PHY	VR_CTL				REG_P3V3S5_FSET 71
VR_CTL_PHY	VR_CTL				REG_P3V3S5_VOUT 71
VR_CTL_PHY	VR_CTL				REG_P3V3S5_VOUT_R 71
VR_CTL_PHY	VR_CTL				REG_P3V3S5_FB 71
<b>5V S3</b>					
POWER_PHY	VR_SWITCH	12V	TRUE		REG PHASE P5VS4 71
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT P5VS4 71
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT P5VS4_RC 71
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE P5VS4 71
VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE P5VS4 71
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER P5VS4 71
VR_CTL_PHY	VR_CTL				REG_P5VS4_ISEN 71
VR_CTL_PHY	VR_CTL				REG_P5VS4_OCSET 71
VR_CTL_PHY	VR_CTL				REG_P5VS4_FSET 71
VR_CTL_PHY	VR_CTL				REG_P5VS4_VOUT 71
VR_CTL_PHY	VR_CTL				REG_P5VS4_VOUT_R 71
VR_CTL_PHY	VR_CTL				REG_P5VS4_FB 71
<b>Output Bus</b>					
POWER_PHY	POWER	5V			PP5V_S5 6
POWER_PHY	POWER	5V			PP5V_S4 6
POWER_PHY	POWER	3.3V			PP3V3_S5 6
<b>FET Switched</b>					
POWER_PHY	POWER	5V			PP5V_S0 6
POWER_PHY	POWER	3.3V			PP3V3_S4 6
POWER_PHY	POWER	3.3V			PP3V3_S0 6
POWER_PHY	POWER	3.3V			PP3V3_S4_ENET 6
POWER_PHY	POWER	3.3V			PP3V3_TBTLIC 6
POWER_PHY	POWER	3.3V			PP3V3_S4_AP 6
POWER_PHY	POWER	3.3V			PP3V3_S0_SSD 6

VDDQ S3 (1.5V)/VTT S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
<b>Input Bus</b>					
POWER_PHY	POWER	5V			REG V5IN U7700 72
<b>Local Ground</b>					
GND_PHY	GND	0V			AGND_VDDQ3 72
<b>VDDQ S3</b>					
POWER_PHY	VR_SWITCH	12V	TRUE		REG PHASE VDDQ3 72
POWER_PHY	VR_SWITCH	12V	TRUE		REG PHASE VDDQ3_L 72
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT VDDQ3 72
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT VDDQ3_RC 72
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE VDDQ3 72
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE VDDQ3_R 72
VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE VDDQ3 72
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER VDDQ3 72
POWER_PHY	POWER	1.5V			PPVDDQ_S3_SENSE 72
VR_CTL_PHY	VR_CTL				REG_VDDQ3_VDDQSNS 72
VR_CTL_PHY	VR_CTL				REG_VDDQ3_VREF 72
VR_CTL_PHY	VR_CTL				REG_VDDQ3_REFIN 72
VR_CTL_PHY	VR_CTL				REG_VDDQ3_MODE 72
VR_CTL_PHY	VR_CTL				REG_VDDQ3_TRIP 72
VR_CTL_PHY	VR_CTL				LDO_DDRVTT_S0_SNS 72
<b>Output Bus</b>					
POWER_PHY	POWER	1.5V			PPVDDQ_S3 6
POWER_DDR_PHY	POWER_DDR	0.75V			PPDDRVT S0 6
<b>FET Switched</b>					
POWER_PHY	POWER	1.5V			PP1V5_S0 6
<b>Sensed</b>					
POWER_PHY	POWER	1.5V			PPVDDQ_S3_DDR 6
POWER_PHY	POWER	1.5V			PP1V5_S0_CPU_MEM 6
POWER_PHY	POWER	1.5V			PPFBVDDQ_S0_GPU 6

DDR3 Vref

Physical	Spacing	Voltage	DIDT	NO_TEST	
<b>Memory Vref</b>					
POWER_PHY	POWER	3.3V			PP3V3_S4_VREFMRGN_DAC 34
POWER_PHY	POWER	3.3V			PP3V3_S4_VREFMRGN_CTRL 34
POWER_DDR_PHY	POWER_DDR	0.75V			PPDDRVRREF_DO_MEM_A_S3 6
POWER_DDR_PHY	POWER_DDR	0.75V			PPDDRVRREF_DO_MEM_B_S3 6
POWER_DDR_PHY	POWER_DDR	0.75V			CPU_DIMM_VREF_DAC_A 11 34
POWER_DDR_PHY	POWER_DDR	0.75V			CPU_DIMM_VREF_DAC_B 11 34
POWER_DDR_PHY	POWER_DDR	0.75V			PPDDRVRREF_CA_MEM_A_S3 6
POWER_DDR_PHY	POWER_DDR	0.75V			PPDDRVRREF_CA_MEM_B_S3 6
POWER_DDR_PHY	POWER_DDR	0.75V			CPU_DDR_VREF 11
POWER_DDR_PHY	POWER_DDR	0.75V			PPDDRVT S3 6

1.8V S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
<b>1.8V S0</b>					
POWER_PHY	VR_SWITCH	5V	TRUE		REG PHASE P1V8S0 72
VR_CTL_PHY	VR_CTL				REG_P1V8S0_VFB 72
VR_CTL_PHY	VR_CTL				REG_P1V8S0_SYNCH 72
<b>Output Bus</b>					
POWER_PHY	POWER	1.8V			PP1V8_S0 6

HDD S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
<b>HDD S0</b>					
POWER_PHY	POWER	5V			PP5V_S0_HDD 6

12V S5

Physical	Spacing	Voltage	DIDT	NO_TEST	
<b>Input Bus</b>					
POWER_PHY	POWER	12V			PP12V_ACDC 6
<b>FET Switched</b>					
POWER_PHY	POWER	12V			PP12V_S0 6
<b>Sensed</b>					
POWER_PHY	POWER	12V			PP12V_S5 6
POWER_PHY	POWER	12V			PP12V_G3H 6
POWER_PHY	POWER	12V			PP12V_G3H_P3V42 73
POWER_PHY	POWER	12V			PP12V_S0_FBVDDQ 6
POWER_PHY	POWER	12V			PP12V_S0_CPU_P1V05 6
POWER_PHY	POWER	12V			PP12V_S0_VCCSA 6
POWER_PHY	POWER	12V			PP12V_S0_P1V05 6
POWER_PHY	POWER	12V			PP12V_S0_HDD 6
POWER_PHY	POWER	12V			PP12V_S0_BLC 6

Ground/Common

Physical	Spacing	Voltage	DIDT	NO_TEST	
<b>Common</b>					
GND_PHY	GND	0V			GND

3V42 S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
<b>3V42 S0</b>					
POWER_PHY	VR_SWITCH	5V	TRUE		P3V42G3H_SW 73
VR_CTL_PHY	VR_CTL				P3V42G3H_FB 73
VR_CTL_PHY	VR_CTL				P3V42G3H_SHDN_L 73
POWER_PHY	POWER	3.3V			PP3V3_G3 6
POWER_PHY	POWER	3.3V			PP3V42_G3H 6

SYNC MASTER=D8 MARK SYNC DATE=02/10/2012

**Platform VReg Constraints**

Apple Inc.

051-9504 D

7.0.0

prefsb

130 OF 143

106 OF 117

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

# Thunderbolt

## Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTDP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	0.075MM
TBT_GEN_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

## Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C_ISO	*	=2x_DIELECTRIC	?
TBT_SPI_ISO	*	=2x_DIELECTRIC	?
TBTDP_ISO	*	=5x_DIELECTRIC	?
TBTDP_ISO	TOP,BOTTOM	=7x_DIELECTRIC	?
TBT_GEN_ISO	*	=2x_DIELECTRIC	?
BGA_TBT_AREA	*	0.075MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_TBT	BGA_TBT_AREA
TBT_I2C	*	*	TBT_I2C_ISO
TBT_SPI	*	*	TBT_SPI_ISO
TBTDP	*	*	TBTDP_ISO
TBT_GEN	*	*	TBT_GEN_ISO

SOURCE: Bill Cornelius's T29 Routing Notes

# DisplayPort

## DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

## DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_ISO	*	=6.7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	*	*	DP_ISO

MAX LENGTH OF DISPLAYPORT TRACES: 6 INCHES

DISPLAYPORT INTRA-PAIR MATCHING SHOULD BE 1 PS. INTER-PAIR MATCHING SHOULD BE WITHIN 150 PS.  
 DISPLAYPORT AUX CHANNEL INTRA-PAIR MATCHING SHOULD BE 5 PS.

# TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing	
E891	DP_85D	DISPLAYPORT	DP_TBTSNKO_ML_C_P<3..0> NO_TBTSTRIP 36 81
E892	DP_85D	DISPLAYPORT	DP_TBTSNKO_ML_C_N<3..0> NO_TBTSTRIP 36 81
E893	DP_85D	DISPLAYPORT	DP_TBTSNKO_ML_N<3..0> NO_TBTSTRIP 36 81
E894	DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_C_P 36 75
E895	DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_C_N 36 75
E896	DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_P 36 36
E897	DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_N 36 36
E898	DP_85D	DISPLAYPORT	DP_TBTSNKO_ML_C_P<3..0> NO_TBTSTRIP 36 81
E899	DP_85D	DISPLAYPORT	DP_TBTSNKO_ML_C_N<3..0> NO_TBTSTRIP 36 81
E900	DP_85D	DISPLAYPORT	DP_TBTSNKO_ML_P<3..0> NO_TBTSTRIP 36 36
E901	DP_85D	DISPLAYPORT	DP_TBTSNKO_ML_N<3..0> NO_TBTSTRIP 36 36
E902	DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_C_P 36 75
E903	DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_C_N 36 75
E904	DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_P 36 36
E905	DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_N 36 36
E906	DP_85D	DISPLAYPORT	DP_TBTSRC_ML_P<3..0> NO_TBTSTRIP 84 84
E907	DP_85D	DISPLAYPORT	DP_TBTSRC_ML_N<3..0> NO_TBTSTRIP 84 84
E908	DP_85D	DISPLAYPORT	DP_TBTSRC_ML_C_P<3..0> NO_TBTSTRIP 84 84
E909	DP_85D	DISPLAYPORT	DP_TBTSRC_ML_C_N<3..0> NO_TBTSTRIP 84 84
E910	DP_85D	DISPLAYPORT	DP_TBTSRC_AUXCH_P 84 84
E911	DP_85D	DISPLAYPORT	DP_TBTSRC_AUXCH_N 84 84
E912	DP_85D	DISPLAYPORT	DP_TBTSRC_AUX_C_P 84 84
E913	DP_85D	DISPLAYPORT	DP_TBTSRC_AUX_C_N 84 84
E914	TBT_I2C_55S	TBT_I2C	I2C_TBTRTR_SCL 36 50
E915	TBT_I2C_55S	TBT_I2C	I2C_TBTRTR_SDA 36 50
E916	TBT_SPI_CLK	TBT_SPI	TBT_SPI_CLK 36 36
E917	TBT_SPI_MOSI	TBT_SPI	TBT_SPI_MOSI 36 36
E918	TBT_SPI_MISO	TBT_SPI	TBT_SPI_MISO 36 36
E919	TBT_SPI_CS_L	TBT_SPI	TBT_SPI_CS_L 36 36
E920	TBT_GEN_55S	TBT_GEN	TBT_A_CONFIG1_BUF 36 86
E921	TBT_GEN_55S	TBT_GEN	TBT_A_CONFIG2_RC 36 86
E922	TBT_GEN_55S	TBT_GEN	TBT_B_CONFIG1_BUF 36 88
E923	TBT_GEN_55S	TBT_GEN	TBT_B_CONFIG2_RC 36 88
E924	TBT_GEN_55S	TBT_GEN	TBT_A_LSTX 36 86
E925	TBT_GEN_55S	TBT_GEN	TBT_A_LSRX 36 86
E926	TBT_GEN_55S	TBT_GEN	TBT_B_LSTX 36 88
E927	TBT_GEN_55S	TBT_GEN	TBT_B_LSRX 36 88
E928	TBT_GEN_55S	TBT_GEN	DP_TBTSNKO_HPD 36 82
E929	TBT_GEN_55S	TBT_GEN	DP_TBTSNKO_HPD 36 82
E930	TBT_GEN_55S	TBT_GEN	DP_TBTSRC_HPD 36 84
E931	TBT_GEN_55S	TBT_GEN	DP_TBTSRC_HPD 36 84
E932	TBT_GEN_55S	TBT_GEN	DP_TBTSNKO_DDC_CLK 81 85
E933	TBT_GEN_55S	TBT_GEN	DP_TBTSNKO_DDC_DATA 81 85
E934	TBT_GEN_55S	TBT_GEN	DP_TBTSNKO_DDC_CLK 81 85
E935	TBT_GEN_55S	TBT_GEN	DP_TBTSNKO_DDC_DATA 81 85
E936	TBT_GEN_55S	TBT_GEN	VIDEO_ON 74 87
E937	TBT_GEN_55S	TBT_GEN	VIDEO_ON_L 5 87
E938	TBT_GEN_55S	TBT_GEN	BDV_BKL_PWM 48 84
E939	TBT_GEN_55S	TBT_GEN	GPU_LCD_BKLT_PWM 82 84
E940	TBT_GEN_55S	TBT_GEN	LCD_BL_PWM 84 84
E941	TBT_GEN_55S	TBT_GEN	LCD_BL_PILT 84 84
E942	TBT_GEN_55S	TBT_GEN	LCD_BKLT_PWM 84 89

\*: Only used on hosts supporting T29 video-in

# DisplayPort

Electrical Constraint Set	Physical	Spacing	
E943	DP_85D	DISPLAYPORT	DP_INT_EG_ML_P<3..0> NO_TBTSTRIP 81 84
E944	DP_85D	DISPLAYPORT	DP_INT_EG_ML_N<3..0> NO_TBTSTRIP 81 84
E945	DP_85D	DISPLAYPORT	DP_INT_EG_AUX_P 81 84
E946	DP_85D	DISPLAYPORT	DP_INT_EG_AUX_N 81 84
E947	DP_85D	DISPLAYPORT	DP_INT_EG_AUX_C_P 84 84
E948	DP_85D	DISPLAYPORT	DP_INT_EG_AUX_C_N 84 84
E949	DP_85D	DISPLAYPORT	DP_INTPNL_ML_C_P<3..0> NO_TBTSTRIP 84 84
E950	DP_85D	DISPLAYPORT	DP_INTPNL_ML_C_N<3..0> NO_TBTSTRIP 84 84
E951	DP_85D	DISPLAYPORT	DP_INTPNL_ML_P<3..0> NO_TBTSTRIP 84 87
E952	DP_85D	DISPLAYPORT	DP_INTPNL_ML_N<3..0> NO_TBTSTRIP 84 87
E953	DP_85D	DISPLAYPORT	DP_INTPNL_AUX_P 84 87
E954	DP_85D	DISPLAYPORT	DP_INTPNL_AUX_N 84 87
E955	HDA	HDA	DP_INT_SPDIF_AUDIO 56 87

# TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing	
E956	TBT_A_R2D	TBTDP_90D	TBT_A_R2D_C_P<0> NO_TBTSTRIP 36 86
E957	TBT_A_R2D	TBTDP_90D	TBT_A_R2D_C_N<0> NO_TBTSTRIP 36 86
E958	TBT_A_R2D_PINV	TBTDP_90D	TBT_A_R2D_C_N<1> NO_TBTSTRIP 36 86
E959	TBT_A_R2D_PINV	TBTDP_90D	TBT_A_R2D_C_P<1> NO_TBTSTRIP 36 86
E960	TBTDP_90D	TBTDP_90D	TBT_A_R2D_P<1..0> NO_TBTSTRIP 86 86
E961	TBTDP_90D	TBTDP_90D	TBT_A_R2D_N<1..0> NO_TBTSTRIP 86 86
E962	DP_TBTPA_ML_1	DP_85D	DP_TBTPA_ML_C_P<1> NO_TBTSTRIP 36 86
E963	DP_TBTPA_ML_1	DP_85D	DP_TBTPA_ML_C_N<1> NO_TBTSTRIP 36 86
E964	DP_TBTPA_ML_3	DP_85D	DP_TBTPA_ML_C_P<3> NO_TBTSTRIP 36 86
E965	DP_TBTPA_ML_3	DP_85D	DP_TBTPA_ML_C_N<3> NO_TBTSTRIP 36 86
E966	DP_85D	DISPLAYPORT	DP_TBTPA_ML_P<1> NO_TBTSTRIP 86 86
E967	DP_85D	DISPLAYPORT	DP_TBTPA_ML_N<1> NO_TBTSTRIP 86 86
E968	DP_85D	DISPLAYPORT	DP_TBTPA_ML_P<3> NO_TBTSTRIP 86 86
E969	DP_85D	DISPLAYPORT	DP_TBTPA_ML_N<3> NO_TBTSTRIP 86 86
E970	DP_85D	DISPLAYPORT	DP_A_LSX_ML_P<1> NO_TBTSTRIP 86 86
E971	DP_85D	DISPLAYPORT	DP_A_LSX_ML_N<1> NO_TBTSTRIP 86 86
E972	TBTDP_90D	TBTDP_90D	TBT_A_D2R_C_P<1..0> NO_TBTSTRIP 86 86
E973	TBTDP_90D	TBTDP_90D	TBT_A_D2R_C_N<1..0> NO_TBTSTRIP 86 86
E974	TBT_A_D2R1	TBTDP_90D	TBT_A_D2R_P<1> NO_TBTSTRIP 36 86
E975	TBT_A_D2R1	TBTDP_90D	TBT_A_D2R_N<1> NO_TBTSTRIP 36 86
E976	TBT_A_D2R0	TBTDP_90D	TBT_A_D2R_P<0> NO_TBTSTRIP 36 86
E977	TBT_A_D2R0	TBTDP_90D	TBT_A_D2R_N<0> NO_TBTSTRIP 36 86
E978	DP_TBTPA_AUXCH	DP_85D	DP_TBTPA_AUXCH_C_P 36 86
E979	DP_TBTPA_AUXCH	DP_85D	DP_TBTPA_AUXCH_C_N 36 86
E980	DP_85D	DISPLAYPORT	DP_TBTPA_AUXCH_P 86 86
E981	DP_85D	DISPLAYPORT	DP_TBTPA_AUXCH_N 86 86
E982	DP_85D	DISPLAYPORT	DP_A_AUXCH_DDC_P 86 86
E983	DP_85D	DISPLAYPORT	DP_A_AUXCH_DDC_N 86 86
E984	TBTDP_90D	TBTDP_90D	TBT_A_D2R1_AUXDDC_P NO_TBTSTRIP 86 86
E985	TBTDP_90D	TBTDP_90D	TBT_A_D2R1_AUXDDC_N NO_TBTSTRIP 86 86
E986	TBT_B_R2D	TBTDP_90D	TBT_B_R2D_C_P<1..0> NO_TBTSTRIP 36 88
E987	TBT_B_R2D	TBTDP_90D	TBT_B_R2D_C_N<1..0> NO_TBTSTRIP 36 88
E988	TBTDP_90D	TBTDP_90D	TBT_B_R2D_P<1..0> NO_TBTSTRIP 88 88
E989	TBTDP_90D	TBTDP_90D	TBT_B_R2D_N<1..0> NO_TBTSTRIP 88 88
E990	DP_TBTPB_ML_1	DP_85D	DP_TBTPB_ML_C_P<1> NO_TBTSTRIP 36 88
E991	DP_TBTPB_ML_1	DP_85D	DP_TBTPB_ML_C_N<1> NO_TBTSTRIP 36 88
E992	DP_TBTPB_ML_3	DP_85D	DP_TBTPB_ML_C_P<3> NO_TBTSTRIP 36 88
E993	DP_TBTPB_ML_3	DP_85D	DP_TBTPB_ML_C_N<3> NO_TBTSTRIP 36 88
E994	DP_85D	DISPLAYPORT	DP_TBTPB_ML_P<1> NO_TBTSTRIP 88 88
E995	DP_85D	DISPLAYPORT	DP_TBTPB_ML_N<1> NO_TBTSTRIP 88 88
E996	DP_85D	DISPLAYPORT	DP_TBTPB_ML_P<3> NO_TBTSTRIP 88 88
E997	DP_85D	DISPLAYPORT	DP_TBTPB_ML_N<3> NO_TBTSTRIP 88 88
E998	DP_85D	DISPLAYPORT	DP_B_LSX_ML_P<1> NO_TBTSTRIP 88 88
E999	DP_85D	DISPLAYPORT	DP_B_LSX_ML_N<1> NO_TBTSTRIP 88 88
E1000	TBTDP_90D	TBTDP_90D	TBT_B_D2R_C_P<1..0> NO_TBTSTRIP 88 88
E1001	TBTDP_90D	TBTDP_90D	TBT_B_D2R_C_N<1..0> NO_TBTSTRIP 88 88
E1002	TBT_B_D2R1	TBTDP_90D	TBT_B_D2R_P<1> NO_TBTSTRIP 36 88
E1003	TBT_B_D2R1	TBTDP_90D	TBT_B_D2R_N<1> NO_TBTSTRIP 36 88
E1004	TBT_B_D2R0	TBTDP_90D	TBT_B_D2R_P<0> NO_TBTSTRIP 36 88
E1005	TBT_B_D2R0	TBTDP_90D	TBT_B_D2R_N<0> NO_TBTSTRIP 36 88
E1006	DP_TBTPB_AUXCH	DP_85D	DP_TBTPB_AUXCH_C_P 36 88
E1007	DP_TBTPB_AUXCH	DP_85D	DP_TBTPB_AUXCH_C_N 36 88
E1008	DP_85D	DISPLAYPORT	DP_TBTPB_AUXCH_P 88 88
E1009	DP_85D	DISPLAYPORT	DP_TBTPB_AUXCH_N 88 88
E1010	DP_85D	DISPLAYPORT	DP_B_AUXCH_DDC_P 88 88
E1011	DP_85D	DISPLAYPORT	DP_B_AUXCH_DDC_N 88 88
E1012	TBTDP_90D	TBTDP_90D	TBT_B_D2R1_AUXDDC_P NO_TBTSTRIP 88 88
E1013	TBTDP_90D	TBTDP_90D	TBT_B_D2R1_AUXDDC_N NO_TBTSTRIP 88 88

SYNC MASTER=D8 AARON SYNC DATE=03/13/2012

**TBT/DP Constraints**

Apple Inc.

DRAWING NUMBER: 051-9504 SIZE: D

REVISION: 7.0.0

BRANCH: prefsb

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 131 OF 143 SHEET: 107 OF 117

GDDR5

GDDR5-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR\_45S, GDDR\_50S, GDDR\_80D.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Rows include GDDR\_MA\_PHY, GDDR\_ADBI\_PHY, GDDR\_CTRL\_PHY, GDDR\_CLK\_PHY, GDDR\_DQ\_PHY, GDDR\_EDC\_PHY, GDDR\_DBI\_PHY, GDDR\_WCK\_PHY.

Main Segment Min Spacing Rules for 4.5 Gbps or Less (AMD Doc# 49919)

Table with 6 columns: Trace-to-Trace, Micro Design, Strip Design, Isolation, Micro Design, Strip Design, Comments. Rows include Memory address (MA), Address dynamic bus inversion (ADBI), Control (CTRL), Clock (CLK), Data (DQ), Error detection pins (EDC), Data dynamic bus inversion (DBI), Forwarded clock (WCK).

GDDR5-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR\_ISO, GDDR\_MA2MA, GDDR\_ADBI2ADBI, GDDR\_CTRL2CTRL, GDDR\_CLK2CLK, GDDR\_WCK2WCK.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR\_DQ2DQ, GDDR\_EDC\_ISO, GDDR\_EDC2EDC, GDDR\_DBI2DBI, GDDR\_WCK2WCK.

Constraints (x in {A, B}, y in {0, 1})

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_\*\_MA, GDDR\_\*\_MA2MA.

Data: DQxy[31:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_\*\_DQ, GDDR\_\*\_DQ2DQ.

Address Dynamic Bus Inversion: ADBIxy

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_\*\_ADBI, GDDR\_\*\_ADBI2ADBI.

Error Detection: EDCxy[3:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_\*\_EDC, GDDR\_\*\_EDC2EDC.

Control: Reset, CKExy, CSxy, WExy, RASxy, CASxy

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_CTRL, GDDR\_\*\_CTRL, GDDR\_\*\_CTRL2CTRL.

Data Dynamic Bus Inversion: DBIxy[3:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_\*\_DBI, GDDR\_\*\_DBI2DBI.

Clock: CKxy

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_\*\_CLK, GDDR\_\*\_CLK2CLK.

Forwarded Clock: WCKxy[1:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GDDR\_\*\_WCK, GDDR\_\*\_WCK2WCK.

GPU

GPU-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK\_GPU\_55S.

GPU-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK\_GPU\_ISO.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include CLK\_GPU.

GDDR5 Frame Buffer A

Table with 5 columns: Electrical Constraint Set, Physical, Spacing, Memory Address, and a column with values like 77 79. Rows include Memory Address, Address Dynamic Bus Inv, Control, Clock, Error Detection, Data, Data Dynamic Bus Inv, Forwarded Clock.

GPU

Table with 5 columns: Electrical Constraint Set, Physical, Spacing, and a column with values like 75, 81, 79, 80, 80, 78, 81, 82, 82, 81, 82, 77, 77, 77, 77, 81, 82, 50, 82, 50, 77, 77, 77. Rows include Clocks, PCIe Compensation.

GDDR5 Frame Buffer B

Table with 5 columns: Electrical Constraint Set, Physical, Spacing, Memory Address, and a column with values like 77 80. Rows include Memory Address, Address Dynamic Bus Inv, Control, Clock, Error Detection, Data, Data Dynamic Bus Inv, Forwarded Clock.

Frame Buffer Reset

Table with 5 columns: Electrical Constraint Set, Physical, Spacing, and a column with values like 77 79, 77 79, 77 80, 77 80, 80, 80, 78 81, 81 82, 82, 82, 81, 82, 77, 77, 77, 77, 81, 82, 50, 82, 50, 77, 77, 77. Rows include Reset.

Metadata box containing: SYNC MASTER=D8 AARON, SYNC DATE=03/13/2012, GDDR5/GPU Constraints, Apple Inc. logo, DRAWING NUMBER 051-9504, REVISION 7.0.0, NOTICE OF PROPRIETARY PROPERTY, SHEET 108 OF 117.

# Backlight Controller

## BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

## Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

## BLC-specific Spacing Definitions

### BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	1.00MM	1000

## Constraints

### BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

## BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

## BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

## BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

## BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

## BKLT MISCELLANEOUS

Electrical Constraint Set	Physical	Spacing	
SPI			
ITEM	SMB_PHY	SMB	SMB_PCH_BLC_SCL 50 89
ITEM	SMB_PHY	SMB	SMB_PCH_BLC_SDA 50 89
ITEM	SMB_PHY	SMB	SMB_TCON_BLC_SCL 50 89
ITEM	SMB_PHY	SMB	SMB_TCON_BLC_SDA 50 89
12M REFERENCE CRYSTAL			
ITEM	CLK_XTAL	XTAL	BLC_MCU_XTAL_IN 89
ITEM	CLK_XTAL	XTAL	BLC_MCU_XTAL_OUT 89
ITEM	CLK_XTAL	XTAL	BLC_MCU_XTAL_OUT_R 89
250K REFERENCE CLOCKS			
ITEM	CLK_PCH_S0R	CLK_PCH	STRCLK_R1 89 90
ITEM	CLK_PCH_S0R	CLK_PCH	LED_DRVR_CLK 90

Physical	Spacing	Voltage	DIDT	NO_TEST	
<b>Input Bus</b>					
ITEM	POWER_PHY	POWER	12V		PP12V_S0_BLC_VIN2 89 91
ITEM	POWER_PHY	POWER	12V		PP12V_S0_BLC_VINP 89 91
ITEM	POWER_PHY	POWER	1.4V		PRE_REG_OUT 89 90
ITEM	POWER_PHY	POWER	3.3V		BLC_P3V3S 89 91
ITEM	POWER_PHY	POWER	3.3V		BLC_P3V3_REF 89 91
ITEM	POWER_PHY	POWER	3.3V		BLC_P3V3 89 91
ITEM	POWER_PHY	POWER	3.3V		PP3V3_S0_BLC_R 89
ITEM	POWER_PHY	POWER	8V		SPTX_VIN 90
ITEM	POWER_PHY	POWER	8V		PP8V_BLC 89 90
ITEM	POWER_PHY	POWER	8V		BLC_VIN2 90 91
ITEM	POWER_PHY	POWER	1.4V		BOOST_FET_DRAIN 89
ITEM	POWER_PHY	POWER	12V		BOOST_VDD 89
ITEM	POWER_PHY	POWER	8V		PP5V_S0_BLC_R 89 90 91
ITEM	POWER_PHY	POWER	12V		PP12V_S0_BLC_F 91
<b>Local Ground</b>					
ITEM	BLC_CTL_PHY	BLC_PHASE	0V		BLC_GND_1 90 91
ITEM	BLC_CTL_PHY	BLC_PHASE	0V		BLC_GND_2 90 91
ITEM	BLC_CTL_PHY	BLC_PHASE	0V		BLC_GND_3 90 91
ITEM	GND_PHY	GND	0V		AGND_BLC 90 91
<b>Backlight</b>					
ITEM	BLC_CTL_PHY	BLC_PHASE			LED_DRIVER_GATE1 90
ITEM	BLC_CTL_PHY	BLC_PHASE			LED_DRIVER_GATE1_R 90
ITEM	BLC_CTL_PHY	BLC_PHASE			LED_DRIVER_GATE2 90
ITEM	BLC_CTL_PHY	BLC_PHASE			LED_DRIVER_GATE2_R 90
ITEM	BLC_CTL_PHY	BLC_PHASE			LED_DRIVER_GATE3 90
ITEM	BLC_CTL_PHY	BLC_PHASE			LED_DRIVER_GATE3_R 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRVR_CS_RC_1 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRVR_CS_RC_2 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRVR_CS_RC_3 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRIVER_CS1 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRIVER_CS2 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRIVER_CS3 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRVR_CS_C1 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRVR_CS_C2 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRVR_CS_C3 90
ITEM	BLC_CTL_PHY	BLC_HV	80V		LED_DRIVER_FDBK_R_1 90
ITEM	BLC_CTL_PHY	BLC_HV	80V		LED_DRIVER_FDBK_R_2 90
ITEM	BLC_CTL_PHY	BLC_HV	80V		LED_DRIVER_FDBK_R_3 90
ITEM	BLC_CTL_PHY	BLC_CTL	80V		LED_DRIVER_FDBK1 90
ITEM	BLC_CTL_PHY	BLC_CTL	80V		LED_DRIVER_FDBK2 90
ITEM	BLC_CTL_PHY	BLC_CTL	80V		LED_DRIVER_FDBK3 90
ITEM	BLC_CTL_PHY	BLC_CTL			BLC_PWM_1_R 90 90
ITEM	BLC_CTL_PHY	BLC_CTL			BLC_PWM_2_R 89 90
ITEM	BLC_CTL_PHY	BLC_CTL			BLC_PWM_3_R 89 90
ITEM	BLC_CTL_PHY	BLC_CTL			BLC_PWM_1 90 91
ITEM	BLC_CTL_PHY	BLC_CTL			BLC_PWM_2 90 91
ITEM	BLC_CTL_PHY	BLC_CTL			BLC_PWM_3 90 91
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRIVER_REF1 90 91
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRIVER_REF2 90 91
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRIVER_REF3 90 91
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRIVER_COMP1 90 91
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRIVER_COMP2 90 91
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRIVER_COMP3 90 91
ITEM	BLC_CTL_PHY	BLC_CTL			BCOMP1 90
ITEM	BLC_CTL_PHY	BLC_CTL			BCOMP2 90
ITEM	BLC_CTL_PHY	BLC_CTL			BCOMP3 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRIVER_FLT1 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRIVER_FLT2 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_DRIVER_FLT3 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_FLT_R_1 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_FLT_R_2 90
ITEM	BLC_CTL_PHY	BLC_CTL			LED_FLT_R_3 90
ITEM	BLC_CTL_PHY	BLC_CTL			PRE_REG_OUT_R 89 90
ITEM	BLC_CTL_PHY	BLC_CTL			BOOST_FB 89
ITEM	BLC_CTL_PHY	BLC_CTL			BOOST_COMP 89
ITEM	BLC_CTL_PHY	BLC_CTL			BOOST_COMP_C 89
ITEM	BLC_CTL_PHY	BLC_CTL		TRUE	BOOST_GDRV 89
ITEM	BLC_CTL_PHY	BLC_CTL		TRUE	BOOST_GDRV_R 89
ITEM	BLC_CTL_PHY	BLC_CTL			BOOST_ISNS 89
ITEM	BLC_CTL_PHY	BLC_CTL			BOOST_ISNS_R 89
ITEM	BLC_CTL_PHY	BLC_HV	80V		LED_DRVR_DRAIN_1 90
ITEM	BLC_CTL_PHY	BLC_HV	80V		LED_DRVR_DRAIN_2 90
ITEM	BLC_CTL_PHY	BLC_HV	80V		LED_DRVR_DRAIN_3 90
<b>OUTPUT BUS</b>					
ITEM	POWER_BLC_RET	BLC_HV	80V		IS1_BLC_F 91
ITEM	POWER_BLC_RET	BLC_HV	80V		IS2_BLC_F 91
ITEM	POWER_BLC_RET	BLC_HV	80V		IS3_BLC_F 91
ITEM	POWER_BLC_RET	BLC_HV	80V		IS1_BLC 90 91
ITEM	POWER_BLC_RET	BLC_HV	80V		IS2_BLC 90 91
ITEM	POWER_BLC_RET	BLC_HV	80V		IS3_BLC 90 91
ITEM	POWER_BLC_RET	BLC_HV	80V		BLC_LED_P_1 91
ITEM	POWER_BLC_RET	BLC_HV	80V		BLC_LED_N_1 91
ITEM	POWER_BLC_RET	BLC_HV	80V		BLC_LED_P_2 91
ITEM	POWER_BLC_RET	BLC_HV	80V		BLC_LED_N_2 91
ITEM	POWER_BLC_RET	BLC_HV	80V		BLC_LED_P_3 91
ITEM	POWER_BLC_RET	BLC_HV	80V		BLC_LED_N_3 91
ITEM	POWER_BLC	BLC_HV	80V		BLC_VOUT1 90 91
ITEM	POWER_BLC	BLC_HV	80V		BLC_VOUT2 90 91
ITEM	POWER_BLC	BLC_HV	80V		BLC_VOUT3 90 91

SYNC MASTER=D8 MLB SYNC DATE=12/19/2011

PAGE TITLE: **BLC Constraints**

Apple Inc.

DRAWING NUMBER: 051-9504 SIZE: D

REVISION: 7.0.0

BRANCH: prefsb

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 134 OF 143

SHEET: 109 OF 117

GPU CORE PHASES

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
PP12V_S0_GPUCORE_FLT	POWER_PHY	POWER	12V			PP12V_S0_GPUCORE_FLT 92 93 94
PP5V_S0_GPU_VCORE_VCC	POWER_PHY	POWER	5V			PP5V_S0_GPU_VCORE_VCC 92
Local Ground						
AGND_GPU	GND_PHY	GND	0V			AGND_GPU 92
Phase 1						
REG_LVCC_UB510	POWER_PHY	POWER	12V			REG_LVCC_UB510 93
REG_UVCC_UB510	POWER_PHY	POWER	12V			REG_UVCC_UB510 93
REG_PWM_GPUCORE_1	VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_1 92 93
VR_GPU_PWM1_R	VR_CTL_PHY	VR_CTL				VR_GPU_PWM1_R 92
REG_PHASE_GPUCORE_1	POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_1 93
REG_BOOT_GPUCORE_1	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_GPUCORE_1 93
REG_BOOT_GPUCORE_1_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_1_RC 93
REG_UGATE_GPUCORE_1	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_1 93
REG_LGATE_GPUCORE_1	VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_GPUCORE_1 93
REG_SNUBBER_GPUCORE_1	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_1 93
PPGPUCORE_S0_SENSE_1	POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_1 93
REG_ISEN_GCORE_1_P	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_1_P 92 93
REG_ISEN_GCORE_1_N	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_1_N 92 93
VR_GPU_ISNS1_R_P	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_P 92
VR_GPU_ISNS1_R_N	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_N 92
VR_GPU_ISNS1_RR_2	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_RR_2 92
Phase 2						
REG_LVCC_UB530	POWER_PHY	POWER	12V			REG_LVCC_UB530 93
REG_PWM_GPUCORE_2	VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_2 92 93
VR_GPU_PWM2_R	VR_CTL_PHY	VR_CTL				VR_GPU_PWM2_R 92
REG_PHASE_GPUCORE_2	POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_2 93
REG_BOOT_GPUCORE_2	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_GPUCORE_2 93
REG_BOOT_GPUCORE_2_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_2_RC 93
REG_UGATE_GPUCORE_2	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_2 93
REG_LGATE_GPUCORE_2	VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_GPUCORE_2 93
REG_SNUBBER_GPUCORE_2	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_2 93
PPGPUCORE_S0_SENSE_2	POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_2 93
REG_ISEN_GCORE_2_P	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_2_P 92 93
REG_ISEN_GCORE_2_N	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_2_N 92 93
VR_GPU_ISNS2_R_P	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_P 92
VR_GPU_ISNS2_R_N	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_N 92
VR_GPU_ISNS2_RR_2	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_RR_2 92
Phase 3						
REG_VCC_UB550	POWER_PHY	POWER	12V			REG_VCC_UB550 93
REG_UVCC_UB550	POWER_PHY	POWER	12V			REG_UVCC_UB550 93
REG_LVCC_UB550	POWER_PHY	POWER	12V			REG_LVCC_UB550 93
REG_PWM_GPUCORE_3	VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_3 92 93
VR_GPU_PWM3_R	VR_CTL_PHY	VR_CTL				VR_GPU_PWM3_R 92
REG_PHASE_GPUCORE_3	POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_3 93
REG_BOOT_GPUCORE_3	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_GPUCORE_3 93
REG_BOOT_GPUCORE_3_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_3_RC 93
REG_UGATE_GPUCORE_3	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_3 93
REG_LGATE_GPUCORE_3	VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_GPUCORE_3 93
REG_SNUBBER_GPUCORE_3	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_3 93
PPGPUCORE_S0_SENSE_3	POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_3 93
REG_ISEN_GCORE_3_P	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_3_P 92 93
REG_ISEN_GCORE_3_N	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_3_N 92 93
VR_GPU_ISNS3_R_P	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_P 92
VR_GPU_ISNS3_R_N	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_N 92
VR_GPU_ISNS3_RR_2	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_RR_2 92
Phase 4						
REG_LVCC_UB650	POWER_PHY	POWER	12V			REG_LVCC_UB650 94
REG_PWM_GPUCORE_4	VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_4 92 94
VR_GPU_PWM4_R	VR_CTL_PHY	VR_CTL				VR_GPU_PWM4_R 92
REG_PHASE_GPUCORE_4	POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_4 94
REG_BOOT_GPUCORE_4	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_GPUCORE_4 94
REG_BOOT_GPUCORE_4_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_4_RC 94
REG_UGATE_GPUCORE_4	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_4 94
REG_LGATE_GPUCORE_4	VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_GPUCORE_4 94
REG_SNUBBER_GPUCORE_4	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_4 94
PPGPUCORE_S0_SENSE_4	POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_4 94
REG_ISEN_GCORE_4_P	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_4_P 92 94
REG_ISEN_GCORE_4_N	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_4_N 92 94
VR_GPU_ISNS4_R_P	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_P 92
VR_GPU_ISNS4_R_N	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_N 92
VR_GPU_ISNS4_RR_2	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_RR_2 92

GPU CORE CONTROLLER

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
ISL6334						
VR_GPU_COMP	VR_CTL_PHY	VR_CTL				VR_GPU_COMP 92
VR_GPU_COMP_R	VR_CTL_PHY	VR_CTL				VR_GPU_COMP_R 92
VR_GPU_COMP_RC	VR_CTL_PHY	VR_CTL				VR_GPU_COMP_RC 92
VR_GPU_FB	VR_CTL_PHY	VR_CTL				VR_GPU_FB 92
VR_GPU_FB_R	VR_CTL_PHY	VR_CTL				VR_GPU_FB_R 92
VR_GPU_VDIFF	VR_CTL_PHY	VR_CTL				VR_GPU_VDIFF 92
VR_VDF_R1	VR_CTL_PHY	VR_CTL				VR_VDF_R1 92
VR_VDF_R2	VR_CTL_PHY	VR_CTL				VR_VDF_R2 92
VR_GPU_TCOMP	VR_CTL_PHY	VR_CTL				VR_GPU_TCOMP 92
VR_GPU_OFS	VR_CTL_PHY	VR_CTL				VR_GPU_OFS 92
VR_GPU_FS	VR_CTL_PHY	VR_CTL				VR_GPU_FS 92
VR_GPU_EN_VTT	VR_CTL_PHY	VR_CTL				VR_GPU_EN_VTT 92
PM_EN_REG_GPUCORE_S0	VR_CTL_PHY	VR_CTL				PM_EN_REG_GPUCORE_S0 64 92
PM_PGOOD_REG_GPUCORE_S0	VR_CTL_PHY	VR_CTL				PM_PGOOD_REG_GPUCORE_S0 5 64 92
GPU_PSI_L	VR_CTL_PHY	VR_CTL				GPU_PSI_L 82 92
VR_GPU_IOUT	VR_CTL_PHY	VR_CTL				VR_GPU_IOUT 92
VR_GPU_IMON	VR_CTL_PHY	VR_CTL				VR_GPU_IMON 51 92 110
VR_GPU_FAN	VR_CTL_PHY	VR_CTL				VR_GPU_FAN 92 110
VR_GPU_VRHOT	VR_CTL_PHY	VR_CTL				VR_GPU_VRHOT 92
VR_GPU_EN_PWR	VR_CTL_PHY	VR_CTL				VR_GPU_EN_PWR 92
VR_GPU_SS	VR_CTL_PHY	VR_CTL				VR_GPU_SS 92
VR_GPU_DAC	VR_CTL_PHY	VR_CTL				VR_GPU_DAC 92
VR_GPU_REF	VR_CTL_PHY	VR_CTL				VR_GPU_REF 92
VR_GPU_TM	VR_CTL_PHY	VR_CTL				VR_GPU_TM 92
VR_GPU_IMON	VR_CTL_PHY	VR_CTL				VR_GPU_IMON 51 92 110
VR_GPU_FAN	VR_CTL_PHY	VR_CTL				VR_GPU_FAN 92 110
VR_GPU_VRHOT	VR_CTL_PHY	VR_CTL				VR_GPU_VRHOT 92 110
GPU_PSI_R	VR_CTL_PHY	VR_CTL				GPU_PSI_R
GPU_PSI_L_R	VR_CTL_PHY	VR_CTL				GPU_PSI_L_R
VR_GPU_IMON_R	VR_CTL_PHY	VR_CTL				VR_GPU_IMON_R 92
VSNS_GPU_VDD	SNS_DIFF_PHY	SENSE				VSNS_GPU_VDD 78 92
VSNS_GPU_VSS	SNS_DIFF_PHY	SENSE				VSNS_GPU_VSS 78 92
VR_GPU_VSEN	SNS_DIFF_PHY	SENSE				VR_GPU_VSEN 92
VR_GPU_RGND	SNS_DIFF_PHY	SENSE				VR_GPU_RGND 92
GPU_VIDS						
REG_GPUCORE_VID7	VR_VID					REG_GPUCORE_VID7 92
REG_GPUCORE_VID6	VR_VID					REG_GPUCORE_VID6 78 92
REG_GPUCORE_VID5	VR_VID					REG_GPUCORE_VID5 78 92
REG_GPUCORE_VID4	VR_VID					REG_GPUCORE_VID4 78 92
REG_GPUCORE_VID3	VR_VID					REG_GPUCORE_VID3 78 92
REG_GPUCORE_VID2	VR_VID					REG_GPUCORE_VID2 78 92
REG_GPUCORE_VID1	VR_VID					REG_GPUCORE_VID1 78 92
REG_GPUCORE_VID0	VR_VID					REG_GPUCORE_VID0 92
GPU_VCORE_VID6	VR_VID					GPU_VCORE_VID6
GPU_VCORE_VID5	VR_VID					GPU_VCORE_VID5 78 82
GPU_VCORE_VID4	VR_VID					GPU_VCORE_VID4 78 82
GPU_VCORE_VID3	VR_VID					GPU_VCORE_VID3 78 82
GPU_VCORE_VID2	VR_VID					GPU_VCORE_VID2 78 82
GPU_VCORE_VID1	VR_VID					GPU_VCORE_VID1 78 82
GPU_VCORE_VID0	VR_VID					GPU_VCORE_VID0 78 82
Output Bus						
PPVCORE_S0_GPU	POWER_PHY	POWER	0.9V			PPVCORE_S0_GPU 6

GPU FBVDDQ

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
REG_VCC_UB750	POWER_PHY	POWER	5V			REG_VCC_UB750 95
REG_PVCC_UB750	POWER_PHY	POWER	5V			REG_PVCC_UB750 95
Local Ground						
AGND_FBVDDQ	GND_PHY	GND	0V			AGND_FBVDDQ 95
FBVDDQ						
REG_PHASE_FBVDDQ	POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_FBVDDQ 95
REG_BOOT_FBVDDQ	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_FBVDDQ 95
REG_BOOT_FBVDDQ_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_FBVDDQ_RC 95
REG_UGATE_FBVDDQ	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_FBVDDQ 95
REG_UGATE_FBVDDQ_R	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_FBVDDQ_R 95
REG_LGATE_FBVDDQ	VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_FBVDDQ 95
REG_SNUBBER_FBVDDQ	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_FBVDDQ 95
VSNS_FBVDDQ						VSNS_FBVDDQ
VSNS_FBVDDQ_P	SNS_DIFF_PHY	SENSE				VSNS_FBVDDQ_P 78 95
VSNS_FBVDDQ_N	SNS_DIFF_PHY	SENSE				VSNS_FBVDDQ_N 78 95
SNS_FBVDDQ_XW_P	SNS_DIFF_PHY	SENSE				SNS_FBVDDQ_XW_P 95
SNS_FBVDDQ_XW_N	SNS_DIFF_PHY	SENSE				SNS_FBVDDQ_XW_N 95
FBVDDQ_SENSE_R						FBVDDQ_SENSE_R
REG_FBVDDQ_OCSET	VR_CTL_PHY	VR_CTL				REG_FBVDDQ_OCSET
REG_FBVDDQ_VO	VR_CTL_PHY	VR_CTL				REG_FBVDDQ_VO 95
REG_FBVDDQ_FB						REG_FBVDDQ_FB 95
REG_FBVDDQ_RTN						REG_FBVDDQ_RTN 95
Output Bus						
PP1V5R1V35_S0_GPU_REG	POWER_PHY	POWER	1.5V			PP1V5R1V35_S0_GPU_REG 6 95

SYNC MASTER=D8 MARK SYNC DATE=02/10/2012

PAGE TITLE GPU VREG CONSTRAINTS

Apple Inc.

DRAWING NUMBER 051-9504 SIZE D

REVISION 7.0.0

BRANCH prefsb

PAGE 135 OF 143

SHEET 110 OF 117

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

D

D

C

C

B

B

A

A

**Caesar IV (Ethernet/SD)**

**CIV-specific Physical Rules**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SD_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

**Physical Net Type to Rule Map**

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_COMP_PHY	*	ENET_50S
ENET_DIFF_PHY	*	ENET_100D
SD_PHY	*	SD_50S

**CIV-specific Spacing Definitions**

**Ethernet**

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF_ISO	*	=6:1_SPACING	?
ENET_DIFF2DIFF	*	=3:1_SPACING	?
ENET_TRANS_ISO	*	1.27 MM	?
COMP_ENET_ISO	*	=4:1_SPACING	?

**Constraints**

**Ethernet**

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_DIFF	*	*	ENET_DIFF_ISO
ENET_DIFF	ENET_DIFF	*	ENET_DIFF2DIFF
ENET_TRANS	*	*	ENET_TRANS_ISO
COMP_ENET	*	*	COMP_ENET_ISO
ENET_TRANS	ENET_TRANS	*	ENET_DIFF2DIFF

2 kv isolation

**SD**


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_ISO	*	=3:1_SPACING	?

**SD**

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SD	*	*	SD_ISO

**VENI, VIDI, VICI!**

Electrical Constraint Set	Physical	Spacing	
<b>Ethernet</b>			
ENET_MDI_NORM	ENET_DIFF_PHY	ENET_DIFF	ENETCONN MDI P<3..0> 39 40
ENET_MDI_NORM	ENET_DIFF_PHY	ENET_DIFF	ENETCONN MDI N<3..0> 39 40
ENET_MDI_NORM	ENET_DIFF_PHY	ENET_TRANS	ENETCONN MDI T P<3..0> 40
ENET_MDI_NORM	ENET_DIFF_PHY	ENET_TRANS	ENETCONN MDI T N<3..0> 40
ENET_TRANS		ENET_TRANS	ENETCONN MCT3 40
ENET_TRANS		ENET_TRANS	ENETCONN MCT2 40
ENET_TRANS		ENET_TRANS	ENETCONN MCT1 40
ENET_TRANS		ENET_TRANS	ENETCONN MCT0 40
ENET_COMP_PHY	COMP_ENET	COMP_ENET	ENET_RDAC 39
<b>SD</b>			
SD_DATA	SD_PHY	SD	ENET CR DATA<7..0> NO TEST=TRUE 39
SD_DATA	SD_PHY	SD	SDCONN DATA<7..0> 39 41
SD_DATA	SD_PHY	SD	SDCONN DATA R<7..0> NO TEST=TRUE 41
SD_CMD	SD_PHY	SD	ENET SD CMD NO TEST=TRUE 39
SD_CMD	SD_PHY	SD	SDCONN CMD NO TEST=TRUE 39 41
SD_CMD	SD_PHY	SD	SDCONN CMD R NO TEST=TRUE 41
SD_CLK	SD_PHY	SD	ENET SD CLK NO TEST=TRUE 39
SD_CLK	SD_PHY	SD	SDCONN CLK NO TEST=TRUE 39 41
SD_CLK	SD_PHY	SD	SDCONN CLK R NO TEST=TRUE 41
SD_MEDIA_SENSE	SD_PHY	SD	ENET MEDIA SENSE 15 18 39
SD_DETECT_L	SD_PHY	SD	ENET SD_DETECT L 39 41
SD_WP	SD_PHY	SD	SDCONN WP 39 41
<b>CIV SPI</b>			
SPI_50S	SPI	SPI	ENET SCLK 39
SPI_50S	SPI	SPI	ENET MISO 39
SPI_50S	SPI	SPI	ENET MOSI 39
SPI_50S	SPI	SPI	ENET CS_L 39

SYNC MASTER=D8 FIYIN		SYNC DATE=07/02/2012	
PAGE TITLE			
<b>ETHERNET/SD CONSTRAINTS</b>			
 Apple Inc.	DRAWING NUMBER	051-9504	SIZE
	REVISION	7.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	prefsb	
	PAGE	136 OF 143	
	SHEET	111 OF 117	

AUTO-CONSTRAINTS PG 1

4V5\_\*

Physical	Spacing	Netname
PM	PM	4V5 REG EN 56
PM	POWER	4V5 REG IN 56

ACDC\_\*

Spacing	Netname
PM	ACDC BURST EN 48
PM	ACDC BURST EN L 48

ALL\_\*

Spacing	Netname
PM	ALL SYS PWRGD 5 47 65

AP\_\*

Spacing	Netname
GENERIC ISO	AP CLKREQ L 15 21
GENERIC ISO	AP CLKREQ L ISO 15 35
GENERIC ISO	AP CLKREQ O L 35
GENERIC ISO	AP EVENT L 35 47 48
GENERIC ISO	AP PWR EN ISO 15 35
PM	AP RESET_CONN L 35
PM	AP RESET L 26 35
PM	AP WAKE L 35

BLC12V\_\*

Spacing	Netname
PM	BLC12V FAULT
PM	BLC12V FAULT L
PM	BLC12V UVLO
PM	BLC12V UVLO OUT
PM	BLC12V UVLO_REF

BLC\_\*

Physical	Spacing	Voltage	Netname
GENERIC ISO	GENERIC ISO		BLC_BL 89 91
GENERIC ISO	GENERIC ISO		BLC_BL_GATE 91
GENERIC ISO	GENERIC ISO		BLC_BST 89 91
GENERIC ISO	GENERIC ISO		BLC_BST_R 89
GENERIC ISO	GENERIC ISO		BLC_BYPASS_GATE 91
GENERIC ISO	GENERIC ISO		BLC_DIM MCU 89
PM	PM		BLC_EN 87 89 91
GENERIC ISO	GENERIC ISO		BLC_ENA 89
GENERIC ISO	GENERIC ISO		BLC_ENA1 89 91
PM	PM		BLC_EN_DELAY 87
PM	PM		BLC_EN_R 89

BLC\_\*

Physical	Spacing	Voltage	Netname
PM	PM		BLC_EXT_BOOT 48 89
PM	PM		BLC_EXT_BOOT_L 89
BLC_CTL_PHY	BLC_CTL	5V	BLC_MCU AOUT_R 91
GENERIC ISO	GENERIC ISO		BLC_MCU_BV 89 91
GENERIC ISO	GENERIC ISO		BLC_MCU_BV_D 91
GENERIC ISO	GENERIC ISO		BLC_MCU_BV_R 91
SMB_PHY	SMB		BLC_MCU_B_SDA_CONN 89
GENERIC ISO	GENERIC ISO		BLC_MCU_FLAG_V 89
GENERIC ISO	GENERIC ISO		BLC_MCU_PWM5 89
GENERIC ISO	GENERIC ISO		BLC_MCU_PWM5_R 89
PM	PM		BLC_MCU_RESET 89
PM	PM		BLC_MCU_RESET_L 89
PM	PM		BLC_MCU_RESET_R_L 89
XDP_PHY	CLK_JTAG		BLC_MCU_RTCK 89
GENERIC ISO	GENERIC ISO		BLC_MCU_RXD0 89
XDP_PHY	XDP		BLC_MCU_TCK 89
XDP_PHY	XDP		BLC_MCU_TDI 89
XDP_PHY	XDP		BLC_MCU_TDO 89
XDP_PHY	XDP		BLC_MCU_TMS 89
XDP_PHY	XDP		BLC_MCU_TRST 89
XDP_PHY	XDP		BLC_MCU_TXD0 89
GENERIC ISO	GENERIC ISO		BLC_MCU_UVLO 89
GENERIC ISO	GENERIC ISO		BLC_ON 91
GENERIC ISO	GENERIC ISO		BLC_ON_DRAIN 91
GENERIC ISO	GENERIC ISO		BLC_ON_R 91
GENERIC ISO	GENERIC ISO		BLC_P_ON 89 90 91
GENERIC ISO	GENERIC ISO		BLC_P_ON_BYPASS 91
GENERIC ISO	GENERIC ISO		BLC_P_ON_D 91
GENERIC ISO	GENERIC ISO		BLC_P_ON_DRAIN 91
GENERIC ISO	GENERIC ISO		BLC_P_ON_D_R 91
GENERIC ISO	GENERIC ISO		BLC_P_ON_D_R 91
GENERIC ISO	GENERIC ISO		BLC_P_ON_GATE 91
GENERIC ISO	GENERIC ISO		BLC_P_ON_R 91
GENERIC ISO	GENERIC ISO		BLC_SKIP 90
GENERIC ISO	GENERIC ISO		BLC_SNUB_1 90
GENERIC ISO	GENERIC ISO		BLC_SNUB_2 90
GENERIC ISO	GENERIC ISO		BLC_SNUB_3 90
GENERIC ISO	GENERIC ISO		BLC_UVLO 89 91
GENERIC ISO	GENERIC ISO		BLC_VIN2_GATE 91
GENERIC ISO	GENERIC ISO		BLC_VIN2_SRC 91
GENERIC ISO	GENERIC ISO		BLC_VINP_GATE 91
GENERIC ISO	GENERIC ISO		BLC_VIN_SNS 90
GENERIC ISO	GENERIC ISO		BLC_VSYNC 87 89
GENERIC ISO	GENERIC ISO		BLC_VSYNC_R 89

BT\_\*

Spacing	Netname
PM	BT_PWR_EN 35
PM	BT_PWR_RST_L 15 20 35
PM	BT_PWR_RST_L_O 35

BURSTMODE\_\*

Spacing	Netname
PM	BURSTMODE_EN 71
PM	BURSTMODE_EN_L 4 48 71

CAM\_\*

Spacing	Netname
PM	CAM_EXT_BOOT 42 43
PM	CAM_PROC_RESET 43
PM	CAM_PROC_RESET_L 42 43

CPU\_\*

Physical	Spacing	Netname
PM	PM	CPU_PWRGD_1V05_R 28
PM	PM	CPU_PWRGD_3V3 28
PM	PM	CPU_PWRGD_3V3_R 28
GENERIC ISO	GENERIC ISO	CPU_SKTOCC 44
CPU_PHY	CPU	CPU_THRMTRIP_3V3 47 48
CPU_PHY	CPU	CPU_THRMTRIP_R_L 48

DEBUG\_\*

Spacing	Netname
PM	DEBUG_RESET_L 26 49

DP\_\*

Physical	Spacing	Netname
PM	PM	DP_AUXIO_EN 15 86 88
PM	PM	DP_GPU_MUX_EN 84
GENERIC ISO	GENERIC ISO	DP_INTFNL_HPD 84 87
GENERIC ISO	GENERIC ISO	DP_INT_EG_HPD 82 84
TBT_GEN_55S	TBT_GEN	DP_TBTFPA_DDC_CLK 85 86
TBT_GEN_55S	TBT_GEN	DP_TBTFPA_DDC_DATA 85 86
GENERIC ISO	GENERIC ISO	DP_TBTFPA_HPD 36 86
TBT_GEN_55S	TBT_GEN	DP_TBTFB_DDC_CLK 85 88
TBT_GEN_55S	TBT_GEN	DP_TBTFB_DDC_DATA 85 88
GENERIC ISO	GENERIC ISO	DP_TBTFB_HPD 36 88

AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:24:10 PM

PAGE TITLE		AUTO-CONSTRAINTS 1	
DRAWING NUMBER		051-9504	SIZE D
REVISION		7.0.0	
BRANCH		prefsb	
PAGE		138 OF 143	
SHEET		112 OF 117	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



AUTO-CONSTRAINTS PG 2

ENETCONN\_\*

Spacing	Netname	
GENERIC ISO	ENETCONN_TCT	40

ENET\_\*

Physical	Spacing	Netname	
	GENERIC ISO	ENET_ACT	40
	GENERIC ISO	ENET_ASF_GPIO	47 48
	GENERIC ISO	ENET_CLKREQ_L	15 18 40
	PM	ENET_CLKREQ_L_O	39 40
	PM	ENET_CR_1V8_EN	
	PM	ENET_CR_1V8_EN_R	
	PM	ENET_CR_3V3_EN_L	
	PM	ENET_CR_3V3_EN_L_R	
	PM	ENET_CR_PWREN	39 41
	XDP PHY	ENET_LOW_PWR	26 39 41
	PM	ENET_PWR_EN_L	40
	PM	ENET_PWR_EN_L_R	40
	PM	ENET_RESET_L	39 41
	PM	ENET_SD_RESET_L	26 41
	GENERIC ISO	ENET_SR_DISABLE	39
	GENERIC ISO	ENET_SR_LX	39 40
	PM	ENET_WAKE_L	40

FAN\_\*

Spacing	Netname	
GENERIC ISO	FAN_0_PWM_FET	54
GENERIC ISO	FAN_0_PWM_FILT	54
GENERIC ISO	FAN_0_TACH_FET	54
GENERIC ISO	FAN_0_TACH_FILT	54

FBVDD\_\*

Spacing	Netname	
GENERIC ISO	FBVDD_ALTVO	82 95

FB\_\*

Spacing	Netname	
GENERIC ISO	FB_A0_VREFC	79
GENERIC ISO	FB_A0_VREFD	79
GENERIC ISO	FB_A1_VREFC	79
GENERIC ISO	FB_A1_VREFD	79
GENERIC ISO	FB_B0_VREFC	80
GENERIC ISO	FB_B0_VREFD	80
GENERIC ISO	FB_B1_VREFC	80
GENERIC ISO	FB_B1_VREFD	80
GENERIC ISO	FB_VREF	77

FET\_\*

Physical	Spacing	Voltage	Netname	
	GENERIC ISO		FET_EN_P12V_S0	74
	GENERIC ISO		FET_EN_P12V_S0_BLC	74
	GENERIC ISO		FET_EN_P12V_S0_BLC_R	74
	GENERIC ISO		FET_EN_P12V_S0_R	74
	GENERIC ISO		FET_EN_P12V_S5	74
	GENERIC ISO		FET_EN_P12V_S5_R	74
	GENERIC ISO		FET_EN_VDDQ_S0	74
	GENERIC ISO		FET_HDD_SLGSW	52
POWER PHY	POWER	12V	FET_VCC_U7950	74
POWER PHY	POWER	12V	FET_VCC_U7970	74
POWER PHY	POWER	12V	FET_VCC_U7980	74

FLAG\_\*

Spacing	Netname	
GENERIC ISO	FLAG_V	89 90 91

G3\_\*

Spacing	Netname	
GENERIC ISO	G3_POWERON_L	47 48

GND\_\*

Spacing	Netname	
SENSE	GND_SMC_AVSS	47 48 51 55

GPU\_\*

Physical	Spacing	Netname	
	GENERIC ISO	GPU_ALT_VREF	77 82
	GENERIC ISO	GPU_BUFRSTN	83
	GENERIC ISO	GPU_IFPAB_PLLVDD	81
	GENERIC ISO	GPU_IFPA_IOVDD	81
	GENERIC ISO	GPU_IFPB_IOVDD	81
	GENERIC ISO	GPU_IFPC_IOVDD	81
XDP PHY	XDP	GPU_JTAG_TDI	78 81
XDP PHY	XDP	GPU_JTAG_TDO	78 81
XDP PHY	XDP	GPU_JTAG_TMS	78 81
XDP PHY	XDP	GPU_JTAG_TRST_L	81
	GENERIC ISO	GPU_MLS_STRAP0	81 82
	GENERIC ISO	GPU_MLS_STRAP1	81 82
	GENERIC ISO	GPU_MLS_STRAP2	81 82
	GENERIC ISO	GPU_MLS_STRAP3	81 82
	GENERIC ISO	GPU_MLS_STRAP4	81 82
	GENERIC ISO	GPU_RESET_L	26 75 82
SPI 50S	SPI	GPU_ROM_CS_L	81 82
SPI 50S	SPI	GPU_ROM_CS_L_R	82
SPI 50S	SPI	GPU_ROM_SI	81 82
SPI 50S	SPI	GPU_ROM_SI_R	82
SPI 50S	SPI	GPU_ROM_SO	81 82
SPI 50S	SPI	GPU_ROM_SO_R	82
SPI 50S	SPI	GPU_ROM_WP_L	82

HDD\_\*

Spacing	Netname	
GENERIC ISO	HDD_12V_S0_GATE	52
GENERIC ISO	HDD_OOB_1V00_REF	52
PM	HDD_PWR_EN	21 52
GENERIC ISO	HDD_PWR_EN_L	52
GENERIC ISO	HDD_PWR_EN_R	52

I2C\_\*

Physical	Spacing	Netname	
SMB PHY	SMB	I2C_TCON_MAS_SCL	50 87
SMB PHY	SMB	I2C_TCON_MAS_SDA	50 87

IFPD\_\*

Spacing	Netname	
GENERIC ISO	IFPD_RSET	81

IFPEF\_\*

Spacing	Netname	
GENERIC ISO	IFPEF_RSET	81

ISNSA\_\*

Electrical	Physical	Spacing	Netname	
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12VG3H_N	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12VG3H_P	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12V80_CPU_P1V05_N	55
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12V80_CPU_P1V05_P	55
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12V80_CPU_VCCSA_N	55
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12V80_CPU_VCCSA_P	55
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12V80_FBVDDQ_N	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12V80_FBVDDQ_P	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12V80_HDD_N	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12V80_HDD_P	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12V80_P1V05_N	55
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P12V80_P1V05_P	55
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P1V0580_PCH_N	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P1V0580_PCH_P	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P1V580_CPU_MEM_N	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P1V580_CPU_MEM_P	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P3V380_SSD_N	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P3V380_SSD_P	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P3V384_AP_N	55
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P3V384_AP_P	55
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P5V80_HDD_N	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_P5V80_HDD_P	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_PVDDQS3_DDR_N	51
SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA_PVDDQS3_DDR_P	51

PAGE TITLE		AUTO-CONSTRAINTS 2	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	139 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	113 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

AUTO-CONSTRAINTS PG 3

ISNS\_\*

Physical	Spacing	Netname	
SNS_PHY	SENSE	ISNS_CPUAXG_FB	51
SNS_PHY	SENSE	ISNS_CPUAXG_N	51
SNS_PHY	SENSE	ISNS_CPUAXG_P	51
SNS_PHY	SENSE	ISNS_CPUCORE_FB	51
SNS_PHY	SENSE	ISNS_CPUCORE_N	51
SNS_PHY	SENSE	ISNS_CPUCORE_P	51
SNS_PHY	SENSE	ISNS_GPUCORE_FB	51
SNS_PHY	SENSE	ISNS_GPUCORE_N	51
SNS_PHY	SENSE	ISNS_GPUCORE_P	51
SNS_PHY	SENSE	ISNS_P12VG3H_R	51
SNS_PHY	SENSE	ISNS_P12VS0_CPU_P1V05_R	55
SNS_PHY	SENSE	ISNS_P12VS0_CPU_VCCSA_R	55
SNS_PHY	SENSE	ISNS_P12VS0_FBVDDQ_R	51
SNS_PHY	SENSE	ISNS_P12VS0_HDD_R	51
SNS_PHY	SENSE	ISNS_P12VS0_P1V05_R	55
SNS_PHY	SENSE	ISNS_P1V05S0_PCH_R	51
SNS_PHY	SENSE	ISNS_P1V5S0_CPU_MEM_R	51
SNS_PHY	SENSE	ISNS_P3V3S0_SSD_R	51
SNS_PHY	SENSE	ISNS_P3V3S4_AP_R	55
SNS_PHY	SENSE	ISNS_P5VS0_HDD_R	51
SNS_PHY	SENSE	ISNS_PVDDQS3_DDR_R	51

LPCPLUS\_\*

Spacing	Netname	
GENERIC_ISO	LPCPLUS_GPIO	21 49

LPC\_\*

Spacing	Netname	
GENERIC_ISO	LPC_PWRDWN_L	19 26 47 49
GENERIC_ISO	LPC_SERIRO	18 47 49

MEMVTT\_\*

Spacing	Netname	
PM	MEMVTT_EN	28 64
PM	MEMVTT_EN_L	28

MEM\_\*

Spacing	Netname	
GENERIC_ISO	MEM_EVENT_L	29 30 31 32 47 48

MOJO\_\*

Physical	Spacing	Netname	
XDP_PHY	XDP	MOJO_RX_L	45 47 48
XDP_PHY	XDP	MOJO_TX_L	45 47 48

OCA\_\*

Spacing	Netname	
GENERIC_ISO	OCA_FET_DRAIN	91

OVP\_\*

Spacing	Netname	
GENERIC_ISO	OVP_OREF	91
GENERIC_ISO	OVP_OUT1	91
GENERIC_ISO	OVP_OUT1_R	91
GENERIC_ISO	OVP_OUT2	91
GENERIC_ISO	OVP_OUT2_R	91
GENERIC_ISO	OVP_OUT3	91
GENERIC_ISO	OVP_OUT3_R	91

P1V2\_\*

Spacing	Netname	
PM	P1V2_S4_EN	43

P1V8\_\*

Spacing	Netname	
PM	P1V8_S4_EN	43

P3V3AP\_\*

Spacing	Netname	
GENERIC_ISO	P3V3AP_VM0N	35

P3V3\_\*

Spacing	Netname	
GENERIC_ISO	P3V3_S0_EN_G	74
GENERIC_ISO	P3V3_S3_EN_G	74

P3V42G3H\_\*

Spacing	Netname	
GENERIC_ISO	P3V42G3H_BOOST	73

P5V\_\*

Spacing	Netname	
GENERIC_ISO	P5V_S0_EN_G	74

PCA9557D\_\*

Spacing	Netname	
GENERIC_ISO	PCA9557D_RESET_L	26 28 34

PCH\_\*

Physical	Spacing	Netname	
PM	PM	PCH_BLC_EXT_BOOT	21 89
PM	PM	PCH_BLC_EXT_BOOT_R	15 21
PM	PM	PCH_BLC_MCU_RESET	21 89
PM	PM	PCH_BLC_MCU_RESET_R	15 21
PM	PM	PCH_CAM_RESET	15 21
PM	PM	PCH_CAM_RESET_R	21 43
GENERIC_ISO	GENERIC_ISO	PCH_DSWMEMEN	19
CPU_PHY	CPU	PCH_PECI	21
CPU_PHY	CPU	PCH_PROCPWRGD	21
GENERIC_ISO	GENERIC_ISO	PCH_RCIN_L	21
GENERIC_ISO	GENERIC_ISO	PCH_RT_L	19
GENERIC_ISO	GENERIC_ISO	PCH_SMBALERT_L	15 18
GENERIC_ISO	GENERIC_ISO	PCH_SRTCRST_L	18
GENERIC_ISO	GENERIC_ISO	PCH_STRP_TOPBLK_SWP_L	20
GENERIC_ISO	GENERIC_ISO	PCH_SUSHARN_L	15 19

PCIE\_\*

Spacing	Netname	
GENERIC_ISO	PCIE_CLKREQ05_GPIO44_L	18
PM	PCIE_WAKE_L	19 35 40

PEG\_\*

Spacing	Netname	
GENERIC_ISO	PEG_CLKREQ_L	15 18 75

PGOOD\_\*

Spacing	Netname	
PM	PGOOD_P1V5_S0_DLY	28

PLT\_\*

Spacing	Netname	
PCH	PLT_RESET_L	20 26
PCH	PLT_RST_BUF_L	26

PM\_\*

Spacing	Netname	
PM	PM_CLKRUN_L	47 48 49
PM	PM_DSW_PMRGD	47 48 65
PM	PM_EN_FET_P12V_S0	64 74
PM	PM_EN_FET_P12V_S0_R	74
PM	PM_EN_FET_P3V3_S0	64 74
PM	PM_EN_FET_P3V3_S4	64 74
PM	PM_EN_FET_P5V_S0	64 74
PM	PM_EN_FET_VDDQ_S0	64 74
PM	PM_EN_LDO_DDRVTT_S0	64 72
PM	PM_EN_REG_CPUCORE_S0	64 66

ISOLATE\_\*

Spacing	Netname	
PM	ISOLATE_CPU_MEM_5V	28
PM	ISOLATE_CPU_MEM_5V_L	28

JTAG\_\*

Physical	Spacing	Netname	
XDP_PHY	XDP	JTAG_GMUX_TMS	20
XDP_PHY	XDP	JTAG_TBT_TDI	15 21
XDP_PHY	XDP	JTAG_TBT_TDI_ISOL	15 36
XDP_PHY	XDP	JTAG_TBT_TDO	15 21
XDP_PHY	XDP	JTAG_TBT_TDO_ISOL	15 36
XDP_PHY	XDP	JTAG_TBT_TMS	15 18
XDP_PHY	XDP	JTAG_TBT_TMS_ISOL	15 36

LED\_\*

Spacing	Netname	
PM	LED_DRIVER_EN	90 91
PM	LED_DRIVER_EN_L	91
PM	LED_DRIVER_EN_L_R	91
GENERIC_ISO	LED_DRIVER_OVP1	90 91
GENERIC_ISO	LED_DRIVER_OVP1P	89 90
GENERIC_ISO	LED_DRIVER_OVP1_OUT	90 90
GENERIC_ISO	LED_DRIVER_OVP2	90 91
GENERIC_ISO	LED_DRIVER_OVP2P	89 90
GENERIC_ISO	LED_DRIVER_OVP2_OUT	90
GENERIC_ISO	LED_DRIVER_OVP3	90 91
GENERIC_ISO	LED_DRIVER_OVP3P	89 90
GENERIC_ISO	LED_DRIVER_OVP3_OUT	90

PAGE TITLE		DRAWING NUMBER		SIZE
AUTO-CONSTRAINTS 3		051-9504		D
Apple Inc.		REVISION		7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		140 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		114 OF 117
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

AUTO-CONSTRAINTS PG 4

Netname	Spacing
PM EN REG CPU_P1V05_S0	44 49
PM EN REG FBVDDQ_S0	44 45
PM EN REG GPU CORE_S0_R	32
PM EN REG P1V05_S0	44 45
PM EN REG P1V8_S0	44 72
PM EN REG P3V3_S5	44 71 74
PM EN REG P5V_S4	44 71
PM EN REG VCCSA_S0	44 70
PM EN REG VDDQ_S3	44 72
PM EN_S0	44
PM EN_S4	44
PM EN_USB_PWR	44 44 44
PM LED_A_ALL_SYS_PWRGD	5
PM LED_A_BLC_GOOD	5
PM LED_A_CPUXG_PG00D	5
PM LED_A_GPU_GOOD	5
PM LED_A_PG00D_CPU CORE_S0	5
PM LED_A_PG00D_CPU_P1V05_S0	5
PM LED_A_PG00D_REG_FBVDDQ_S0	5
PM LED_A_PG00D_REG_GPU CORE_S0	5
PM LED_A_PG00D_REG_P1V05	5
PM LED_A_PG00D_REG_VDDQ_S3	5
PM LED_A_S4	5
PM LED_A_S5	5
PM LED_A_SLP_S3	5
PM LED_A_VIDEO_ON	5
PM LED_K_ALL_SYS_PWRGD	5
PM LED_K_BLC_GOOD	5
PM LED_K_CPUXG_PG00D	5
PM LED_K_GPU_GOOD	5
PM LED_K_PG00D_CPU CORE_S0	5
PM LED_K_PG00D_CPU_P1V05_S0	5
PM LED_K_PG00D_REG_FBVDDQ_S0	5
PM LED_K_PG00D_REG_GPU CORE_S0	5
PM LED_K_PG00D_REG_P1V05	5
PM LED_K_PG00D_REG_VDDQ_S3	5
PM LED_K_SLP_S3	5
PM MEM_PWRGD_L	28
PM PCH_APWROK	19 65
PM PCH_PWRROK	15 19 26 35 43 65 89
PM PCH_PWRROK_APWROK	45
PM PCH_SYS_PWRROK	19 48 65
PM PG00D_FBVDDQ_VDDQ_S0	44
PM PG00D_FET_P12V_S0	74
PM PG00D_FET_P12V_S0_BLC	74 91
PM PG00D_FET_P12V_S5	74
PM PG00D_FET_P3V3_S0	64 74
PM PG00D_FET_P5V_S0	44 74
PM PG00D_FET_VDDQ_S0	28 44 74
PM PG00D_P3V3_S4_FET	27 35 44 74
PM PG00D_REG_ALL_P1V05_S0	44 65
PM PG00D_REG_ALL_P1V05_S0_R	28 44
PM PG00D_REG_CPU CORE_S0	5 25 65 64
PM PG00D_REG_CPU_P1V05_S0	5 44 69
PM PG00D_REG_FBVDDQ_S0	5 44 95
PM PG00D_REG_P1V05_S0	5 44 95
PM PG00D_REG_P1V8_S0	44 72
PM PG00D_REG_P3V3_S5	44 71
PM PG00D_REG_P5V_S4	44 71
PM PG00D_REG_VCCSA_S0	44 65 70
PM PG00D_REG_VDDQ_S3	5 44 72
PM_PWRBTN_L	15 19 25 47
PM_RSMRST_PCH_L	19 65
PM_RSMRST_PCH_L_R	45
PM_SLP_S3_L	5 15 19 28 40 47 48 64
PM_SLP_S4_L	15 19 47 64
PM_SLP_S5_L	15 19 47 64
PCH_SYSRST_L	15 19 26 47
PCH_THRMTRIP_L	21 48
PG00D_P12V_S0_R	45
PG00D_P12V_S0	44 65 74

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	12V	PP12V_LCD
POWER_PHY	POWER	12V	PP12V_LCD_EXT
POWER_PHY	POWER	12V	PP12V_S0_FAN_O_FILT
POWER_PHY	POWER	12V	PP12V_S0_HDD_FET

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.05V	PP1V05_GPU_FB_DLL_AVDD
POWER_PHY	POWER	1.05V	PP1V05_GPU_FB_PLL_AVDD
POWER_PHY	POWER	1.05V	PP1V05_GPU_IFPD_IOVDD
POWER_PHY	POWER	1.05V	PP1V05_GPU_IPPEF_IOVDD
POWER_PHY	POWER	1.05V	PP1V05_GPU_PLLVDD
POWER_PHY	POWER	1.05V	PP1V05_GPU_SP_PLLVDD
POWER_PHY	POWER	1.05V	PP1V05_S0_PCH_VCCADPLLA_F
POWER_PHY	POWER	1.05V	PP1V05_S0_PCH_VCCADPLL_B_F

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.2V	PP1V2_ENET_INTREG
POWER_PHY	POWER	1.2V	PP1V2_G3H_SMC_VDDC
POWER_PHY	POWER	1.2V	PP1V2_S4_ENET_PHY_AVDDL
POWER_PHY	POWER	1.2V	PP1V2_S4_ENET_PHY_GPHYPLL
POWER_PHY	POWER	1.2V	PP1V2_S4_ENET_PHY_PCIEPLL
POWER_PHY	POWER	1.2V	PP1V2_USB_HUB_CRFLIT
POWER_PHY	POWER	1.2V	PP1V2_USB_HUB_PLLFLIT

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.5V	PP1V5_S0_DP_BIAS

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.8V	PP1V8_S0_PCH_VCCVRM_F

Physical	Spacing	Netname
POWER_PHY	POWER	PP3V3R1V8_ENET_LR_OUT_REG

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	12V	PP3V3RHV_SW_TBTPWR
POWER_PHY	POWER	12V	PP3V3RHV_SW_TBTPWR

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	3.3V	PP3V3_DMIC_CONN
POWER_PHY	POWER	3.3V	PP3V3_G3H_AVREF_SMC
POWER_PHY	POWER	3.3V	PP3V3_G3H_BT_FET
POWER_PHY	POWER	3.3V	PP3V3_G3H_BT_FLT
POWER_PHY	POWER	3.3V	PP3V3_G3H_SMC_USBMUX_R
POWER_PHY	POWER	3.3V	PP3V3_G3H_SMC_VDDA
POWER_PHY	POWER	3.3V	PP3V3_G3_RTC
POWER_PHY	POWER	3.3V	PP3V3_GPU_IPFX_PLLVDD
POWER_PHY	POWER	3.3V	PP3V3_PVDDQS3_ISNS
POWER_PHY	POWER	3.3V	PP3V3_S0_PCH_VCCA_DAC_F
POWER_PHY	POWER	3.3V	PP3V3_S0_SSD_FLT
POWER_PHY	POWER	3.3V	PP3V3_S0_SW_SD_PWR
POWER_PHY	POWER	3.3V	PP3V3_S4_ALS_F
POWER_PHY	POWER	3.3V	PP3V3_S4_AP_FET
POWER_PHY	POWER	3.3V	PP3V3_S4_AP_FLT
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_AVDDH
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_BIASVDDH
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_SRVDD
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_XTALVDDH
POWER_PHY	POWER	3.3V	PP3V3_S4_USB_HUB_VDD
POWER_PHY	POWER	3.3V	PP3V3_S5_XDP_R

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	4.5V	PP4V5_AUDIO_ANALOG

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	5V	PP5V_AUDIO_HPAMP
POWER_PHY	POWER	5V	PP5V_S0_HDD_FET
POWER_PHY	POWER	5V	PP5V_S0_PCH_V5REF
POWER_PHY	POWER	5V	PP5V_S4_EXT_A
POWER_PHY	POWER	5V	PP5V_S4_EXT_A_F
POWER_PHY	POWER	5V	PP5V_S4_EXT_B
POWER_PHY	POWER	5V	PP5V_S4_EXT_B_F
POWER_PHY	POWER	5V	PP5V_S4_EXT_C
POWER_PHY	POWER	5V	PP5V_S4_EXT_C_F
POWER_PHY	POWER	5V	PP5V_S4_EXT_D
POWER_PHY	POWER	5V	PP5V_S4_EXT_D_F
POWER_PHY	POWER	5V	PP5V_S5_PCH_V5REFSUS

AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:24:10 PM

PAGE TITLE		DRAWING NUMBER		SIZE
AUTO-CONSTRAINTS 4		051-9504		D
Apple Inc.		REVISION		7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		141 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		115 OF 117
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

AUTO-CONSTRAINTS PG 5

PPHV\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	12V	PPHV_SW_TBTAPWR
POWER_PHY	POWER	12V	PPHV_SW_TBTBPWR

S5\_\*

Spacing	Netname
PM	S5_PWRGD

SMCISNS\_\*

Physical	Spacing	Netname
SNS_PHY	SENSE	SMCISNS_CPUAXG
SNS_PHY	SENSE	SMCISNS_CPUCORE
SNS_PHY	SENSE	SMCISNS_GPUCORE
SNS_PHY	SENSE	SMCISNS_P12VG3H
SNS_PHY	SENSE	SMCISNS_P12V50_CPU_P1V05
SNS_PHY	SENSE	SMCISNS_P12V50_CPU_VCCSA
SNS_PHY	SENSE	SMCISNS_P12V50_FBVDDQ
SNS_PHY	SENSE	SMCISNS_P12V50_HDD
SNS_PHY	SENSE	SMCISNS_P12V50_P1V05
SNS_PHY	SENSE	SMCISNS_P1V05S0_PCH
SNS_PHY	SENSE	SMCISNS_P1V5S0_CPU_MEM
SNS_PHY	SENSE	SMCISNS_P3V3S0_SSD
SNS_PHY	SENSE	SMCISNS_P3V3S4_AP
SNS_PHY	SENSE	SMCISNS_P5V50_HDD
SNS_PHY	SENSE	SMCISNS_PVDDQS3_DDR

PPVBATT\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	3.3V	PPVBATT_G3_RTC
POWER_PHY	POWER	3.3V	PPVBATT_G3_RTC_R

SATALED\_\*

Spacing	Netname
GENERIC_ISO	SATALED_L

SDCONN\_\*

Spacing	Netname
GENERIC_ISO	SDCONN_DETECT
GENERIC_ISO	SDCONN_ILIM
GENERIC_ISO	SDCONN_OC_L

SMCVSNS\_\*

Physical	Spacing	Netname
SNS_PHY	SENSE	SMCVSNS_CPUAXG
SNS_PHY	SENSE	SMCVSNS_CPUCORE
SNS_PHY	SENSE	SMCVSNS_GPUCORE
SNS_PHY	SENSE	SMCVSNS_P12VG3H
SNS_PHY	SENSE	SMCVSNS_P1V05S0_PCH
SNS_PHY	SENSE	SMCVSNS_P1V5S0_CPU_MEM
SNS_PHY	SENSE	SMCVSNS_P3V3S0
SNS_PHY	SENSE	SMCVSNS_P5V50_HDD
SNS_PHY	SENSE	SMCVSNS_PVDDQS3_DDR

PU\_\*

Spacing	Netname
GENERIC_ISO	PU_U6900

PWR\_\*

Spacing	Netname
PM	PWR_BTN
PM	PWR_BTN_R

SD\_\*

Spacing	Netname
GENERIC_ISO	SD_DETECT_LVL

REG\_\*

Physical	Spacing	Netname
PM	PM	REG_CPUAXG_PGOOD
PM	PM	REG_CPUCORE_PGOOD
CPU_PHY	CPU	REG_CPUCORE_VRHOT_L
PM	PM	REG_CPU_P1V05S0_PGOOD
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SET0
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SET1
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SET1_R
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SREF
PM	PM	REG_P1V8S0_PGOOD
PM	PM	REG_P3V3S5_PGOOD
PM	PM	REG_P5V54_PGOOD
PM	PM	REG_VCCSA0_PGOOD
PM	PM	REG_VDDQS3_PGOOD

SLG\_\*

Spacing	Netname
PM	SLG_ENET_RESET_L
PM	SLG_ENET_RESET_R_L

SMC\_\*

Physical	Spacing	Netname
GENERIC_ISO	GENERIC_ISO	SMC_ACDC_ID
GENERIC_ISO	GENERIC_ISO	SMC_ACDC_ID_R
PM	PM	SMC_ASSERT_RTCRST
GENERIC_ISO	GENERIC_ISO	SMC_BLC_MUX_RX_L
GENERIC_ISO	GENERIC_ISO	SMC_BLC_MUX_TX_L
GENERIC_ISO	GENERIC_ISO	SMC_CPU_CATERR_L
CPU_PHY	CPU	SMC_CPU_PECT
PM	PM	SMC_DELAYED_PWRGD
GENERIC_ISO	GENERIC_ISO	SMC_DP_HPD_L
CLK_XTAL	XTAL	SMC_EXTAL
GENERIC_ISO	GENERIC_ISO	SMC_FAN_0_CTL
GENERIC_ISO	GENERIC_ISO	SMC_FAN_0_TACH
GENERIC_ISO	GENERIC_ISO	SMC_GFX_OVERTEMP
GENERIC_ISO	GENERIC_ISO	SMC_GFX_OVERTEMP_Q
GENERIC_ISO	GENERIC_ISO	SMC_GFX_OVERTEMP_R_L
PM	PM	SMC_GFX_THROTTLE_L
PM	PM	SMC_GFX_THROTTLE_R_L
PM	PM	SMC_LRESET_L
PM	PM	SMC_MANUAL_RST_L
PM	PM	SMC_ONOFF_L
SENSE	SENSE	SMC_OOB1_RX_CN
SENSE	SENSE	SMC_OOB1_RX_FILT
SENSE	SENSE	SMC_OOB1_RX_L
SENSE	SENSE	SMC_OOB1_RX_R
SENSE	SENSE	SMC_OOB1_TX_L
SENSE	SENSE	SMC_OOB2_RX_L
SENSE	SENSE	SMC_OOB2_TX_L
CPU_PHY	CPU	SMC_PECT_L
CPU_PHY	CPU	SMC_PECT_L_R
PM	PM	SMC_PME_S4_WAKE_L
GENERIC_ISO	GENERIC_ISO	SMC_PM_G2_EN
PM	PM	SMC_PM_PCH_SYS_PWROK
CPU	CPU	SMC_PROCHOT
PM	PM	SMC_RESET_L


SMBUS\_\*

Physical	Spacing	Netname
SMB_PHY	SMB	SMBUS_PCH_CLK
SMB_PHY	SMB	SMBUS_PCH_CLK_R
SMB_PHY	SMB	SMBUS_PCH_DATA
SMB_PHY	SMB	SMBUS_PCH_DATA_R
SMB_PHY	SMB	SMBUS_SMC_0_S0_SCL
SMB_PHY	SMB	SMBUS_SMC_0_S0_SDA
SMB_PHY	SMB	SMBUS_SMC_1_S0_SCL
SMB_PHY	SMB	SMBUS_SMC_1_S0_SDA
SMB_PHY	SMB	SMBUS_SMC_2_S4_SCL
SMB_PHY	SMB	SMBUS_SMC_2_S4_SDA
SMB_PHY	SMB	SMBUS_SMC_3_SCL
SMB_PHY	SMB	SMBUS_SMC_3_SDA
SMB_PHY	SMB	SMBUS_SMC_4_ASF_SCL
SMB_PHY	SMB	SMBUS_SMC_4_ASF_SDA
SMB_PHY	SMB	SMBUS_SMC_5_G3H_SCL
SMB_PHY	SMB	SMBUS_SMC_5_G3H_SDA

RTC\_\*

Spacing	Netname
PM	RTC_RESET_L
PM	RTC_RESET_L_R

AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:24:10 PM

PAGE TITLE		
AUTO-CONSTRAINTS 5		
 Apple Inc.	DRAWING NUMBER	051-9504
	REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	prefsb
	PAGE	142 OF 143
	SHEET	116 OF 117

AUTO-CONSTRAINTS PG 6

SMC\_\*

Physical	Spacing	Netname	
PM	GENERIC ISO	SMC ROMBOOT	48 49
PM	GENERIC ISO	SMC RUNTIME SCI L	15 21 47
PM	GENERIC ISO	SMC RX L	47 48 49
PM	PM	SMC S4 WAKESRC EN	35 47 48
PM	GENERIC ISO	SMC TCK	47 48 49
PM	GENERIC ISO	SMC TDI	47 48 49
PM	GENERIC ISO	SMC TDO	47 48 49
PM	PM	SMC THRTRIP	47 48
PM	GENERIC ISO	SMC TMS	47 48 49
PM	GENERIC ISO	SMC TO BLC RX L	48
PM	GENERIC ISO	SMC TO BLC TX L	48
PM	GENERIC ISO	SMC TX L	47 48 49
PM	PM	SMC WAKE L	47
PM	GENERIC ISO	SMC WAKE SCI L	15 21 47
PM	CLK XTAL	SMC XTAL	47 48
PM	CLK XTAL	SMC XTAL R	48

TBT\_\*

Physical	Spacing	Voltage	Netname	
PM	GENERIC ISO	3.3V	TBT A BIAS	66
PM	TBT GEN		TBT A CONFIG1 RC	66
PM	PM		TBT A HV_EN	36 66
PM	GENERIC ISO	3.3V	TBT B BIAS	68
PM	TBT GEN		TBT B CONFIG1 RC	68
PM	PM		TBT B HV_EN	36 68
PM	GENERIC ISO		TBT CLKREQ ISOL L	38
PM	GENERIC ISO		TBT CLKREQ L	15 38
PM	GENERIC ISO		TBT DDC XBAR_EN L	36 85
PM	GENERIC ISO		TBT EN CIO_PWR	38
PM	PM		TBT EN CIO_PWR L	36 38
PM	GENERIC ISO		TBT EN IC ISOL	38
PM	GENERIC ISO		TBT EN LC_PWR	36 38
PM	GENERIC ISO		TBT PCH_CLKREQ L	15 21
PM	PM		TBT_PWR_EN	15 26 36
PM	PM		TBT_PWR_EN_PCH	18 26
PM	PM		TBT_PWR_ON_POC_RST L	36 38
PM	PM		TBT_PWR_REQ L	15 20 36
PM	PM		TBT_S0_EN	64
PM	PM		TBT_SW_RESET L	21 38

VREFMRGN\_\*

Spacing	Netname	
GENERIC ISO	VREFMRGN_CA_SODIMMA_EN	34
GENERIC ISO	VREFMRGN_CA_SODIMMB_EN	34

VTCLAMP\_\*

Spacing	Netname	
GENERIC ISO	VTCLAMP_EN	28
GENERIC ISO	VTCLAMP_L	28

WOL\_\*

Spacing	Netname	
GENERIC ISO	WOL_EN	15 21 40

SML\_\*

Physical	Spacing	Netname	
SMB PHY	SMB	SML_PCH_0_CLK	18 50
SMB PHY	SMB	SML_PCH_0_DATA	18 50
SMB PHY	SMB	SML_PCH_1_CLK	18 50
SMB PHY	SMB	SML_PCH_1_DATA	18 50

TSNS\_\*

Electrical	Physical	Spacing	Netname	
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_1_1_N	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_1_1_P	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_1_2_N	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_1_2_P	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_1_3_N	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_1_3_P	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_1_N	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_1_P	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_2_N	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_2_P	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_3_N	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_3_P	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_4_N	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_4_P	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_5_N	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_5_P	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_6_N	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_6_P	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_7_N	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_2_7_P	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_ACDC_N	6 53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_ACDC_P	6 53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_SKIN_N	53
SNS TEMP	SNS_DIFF_PHY	SENSE	TSNS_SKIN_P	53

SPI\_\*

Spacing	Netname	
GENERIC ISO	SPI_DESCRIPTOR_OVERRIDE L	15 47

SSD\_\*


Spacing	Netname	
GENERIC ISO	SSD_CLKREQ L	15 18

SYS\_\*

Spacing	Netname	
PM	SYS_PWROK_R	65

UVP\_\*

Spacing	Netname	
PM	UVP_IN_1	91
PM	UVP_IN_1_REF	91
PM	UVP_IN_2	91
PM	UVP_IN_3	91
PM	UVP_IN_4	91
PM	UVP_REF	91

PAGE TITLE		
AUTO-CONSTRAINTS 6		
 Apple Inc.	DRAWING NUMBER	051-9504
	REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	prefsb
	PAGE	143 OF 143
	SHEET	117 OF 117