

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

D7i MLB

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
16	0001345356	ENGINEERING RELEASED		2012-01-19

LAST_MODIFIED=Thu Jan 19 17:56:04 2012

Page	Contents	Sync	Date
1		N/A	
2	System Block Diagram	D7_MLB	01/19/2012
3	Power Block Diagram	D7i_INTK	N/A
4	BOM Configuration	D7i_INTK	N/A
5	DEBUG LEDS	D7_MLB	01/19/2012
6	Power Connectors/Aliases	D7i_MKCK	N/A
7	Holes/PD parts	D7i_INTK	N/A
8	Unused Signal Aliases	D7i_INTK	N/A
9	Signal Aliases	D7i_INTK	N/A
10	CPU DMI/PEG/FDI/RSVD	D7i_MLB	01/19/2012
11	CPU CLOCK/MISC/JTAG	D7_MLB	01/19/2012
12	CPU DDR3 INTERFACES	D7_MLB	01/19/2012
13	CPU POWER	D7_MLB	01/19/2012
14	CPU GROUNDS	D7_MLB	01/19/2012
15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	D7_MLB	01/19/2012
16	CPU NON-GFX DECOUPLING	D7_MLB	01/19/2012
17	GFX DECOUPLING & PCH PWR ALIAS	D7_MLB	01/19/2012
18	PCH SATA/PCIE/CLK/LPC/SPI	D7_MLB	01/19/2012
19	PCH DMI/FDI/GRAPHICS	D7_MLB	01/19/2012
20	PCH PCI/USB	D7_MLB	01/19/2012
21	PCH MISC	D7_MLB	01/19/2012
22	PCH POWER	D7_MLB	01/19/2012
23	PCH GROUNDS	D7_MLB	01/19/2012
24	PCH DECOUPLING	D7_MLB	01/19/2012
25	CPU and PCH XDP	D7_MLB	01/19/2012
26	CHIPSET SUPPORT	D7_MLB	01/19/2012
27	USB HUB	D7_MLB	01/19/2012
28	CPU Memory S3 Support	D7_MLB	01/19/2012
29	DDR3 SO-DIMM Connector A	D7_MLB	01/19/2012
30	DDR3 SO-DIMM CONNECTOR B	D7_MLB	01/19/2012
31	DDR3 ALIASES AND BITSWAPS	D7_MLB	01/19/2012
32	DDR3/FRAMEBUF VREF MARGINING	D7_MLB	01/19/2012
33	AIRPORT/BT	D7_MLB	01/19/2012
34	Thunderbolt Host (1 of 2)	D7i_MLB	N/A
35	Thunderbolt Host (2 of 2)	D7_MLB	01/19/2012
36	Thunderbolt Power Support	D7_MLB	01/19/2012
37	ETHERNET PHY (CAESAR IV)	D7_MLB	01/19/2012
38	Ethernet Support & Connector	D7_MLB	01/19/2012
39	SD READER CONNECTOR	D7_MLB	01/19/2012
40	Camera Controller	D7_MLB	01/19/2012
41	Camera Controller Support	D7_MLB	01/19/2012
42	SATA Connectors	D7_MLB	01/19/2012
43	EXTERNAL USB PORTS A & B	D7_MLB	01/19/2012
44	EXTERNAL USB PORTS C & D	D7_MLB	01/19/2012
45	SMC	D7_MLB	01/19/2012
46	SMC Support	D7_MLB	01/19/2012
47	SPI and Debug Connector	D7_MLB	01/19/2012
48	SMBus Connections	D7_MLB	01/19/2012

Page	Contents	Sync	Date
49	I and V Sense(Production)	D7_MLB	01/10/2012
50	I and V Sense(Development)	D7_MLB	01/19/2012
51	Temperature Sensors	D7_MLB	01/19/2012
52	System Fan	D7_MLB	01/19/2012
53	AUDIO: CODEC/REGULATORS	D7_MLB	01/19/2012
54	AUDIO: HEADPHONE AMP	D7_MLB	01/19/2012
55	AUDIO: LEFT SPKR AMP	D7_MLB	01/19/2012
56	AUDIO: RIGHT SPKR AMP	D7_MLB	01/19/2012
57	AUDIO: Jack, Mikey, CHS Switch	D7_MLB	01/19/2012
58	Audio: Spkr/Mic Conn.	D7_MLB	01/19/2012
59	AUDIO: Detects/Grounding	D7_MLB	01/19/2012
60	AUDIO: Speaker ID	D7_MLB	01/19/2012
61	PM Regulator Enables	D7i_INTK	N/A
62	PM Power Good	D7i_INTK	N/A
63	VReg CPU Core/AXG Cntl	D7_MLB	01/19/2012
64	VReg CPU Core Phases	D7_MLB	01/19/2012
65	VReg CPU AXG Phases	D7_MLB	01/19/2012
66	VReg CPU/PCH 1.05V S0	D7_MLB	01/19/2012
67	VReg CPU VccSA S0	D7_MLB	01/19/2012
68	VReg 3.3V S5/SV S4	D7_MLB	01/19/2012
69	VReg VDDQ and 1.8V S0	D7_MLB	01/19/2012
70	VReg G3Hot	D7_MLB	01/19/2012
71	FET-Controlled S0 and S4	D7_MLB	01/19/2012
72	Internal DP Support	D7_MLB	01/19/2012
73	Internal DP MUXing	D7_MLB	01/19/2012
74	TBT DDC Crossbar	D7_MLB	01/19/2012
75	Thunderbolt Connector A	D7_MLB	01/19/2012
76	Thunderbolt Connector B	D7_MLB	01/19/2012
77	LCD Backlight Driver (LP8545)	D7_MLB	01/19/2012
78	K70 Rule Definitions	D7_MLB	01/19/2012
79	DDR3 Constraints	D7_MLB	01/19/2012
80	CPU PCIe Constraints	D7_MLB	01/19/2012
81	PCH PCIe/DMI Constraints	D7_MLB	01/19/2012
82	SATA/FDI/XDP Constraints	D7_MLB	01/19/2012
83	PCH and BR Constraints	D7_MLB	01/19/2012
84	USB/Ethernet/SD Constraints	D7_MLB	01/19/2012
85	SMBus/Sensor Constraints	D7_MLB	01/19/2012
86	VReg Constraints	D7_MLB	01/19/2012
87	CPU VReg Constraints	D7_MLB	01/19/2012
88	Platform VReg Constraints	D7_MLB	01/19/2012
89	TBT/DP Constraints	D7_MLB	01/19/2012
90	BLC Constraints	D7_MLB	01/19/2012

Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9179	1	SCH_MLB_K70I	SCH	CRITICAL	
820-3172	1	PCBF_MLB_K70I	PCB	CRITICAL	

DRAWING
 TITLE=K22
 ABBREV=DRAWING
 LAST_MODIFIED=Thu Jan 19 17:56:04 2012

DRAWING TITLE			
SCH,D7i,MLB			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED.			
PAGE		1 OF 113	
SHEET		1 OF 90	

8

7

6

5

4

3

2

1

D

D

System Block diagram can be found on Kismet

PATH: Kismet > K70/72 > Block Diagrams > K70 Block Diagram

C

C

B

B

A

A

8

7

6

5

4

3


2

1

SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
PAGE TITLE System Block Diagram			
DRAWING NUMBER 051-9179		SIZE D	
REVISION 16.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 2 OF 113	
		SHEET 2 OF 90	



Apple Inc.



SYNC MASTER=D71 INTEG		SYNC DATE=N/A	
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		3 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		3 OF 90	
IV ALL RIGHTS RESERVED			

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-2676	PCBA,MLB,D7I	D7_COMMON,CPU:4C_2P9GHZ_GFX2C,EEEE:DPQ5
085-3567	PCBA,MLB,DEV,D7I	DEVELOPMENT,D7_DEVEL,SSD:Y

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7122	1	MLB LABEL,48.0X4.8	EEEE_DPQ5	CRITICAL	EEEE:DPQ5

BOM Groups

BOM GROUP	BOM OPTIONS
D7_COMMON	COMMON,ALTERNATE,D7_COMMON1,D7_COMMON2,D7_PROGPARTS
D7_COMMON1	XDP,RSMRST:SMC,SPEAKERID,TBTHV:P12V
D7_COMMON2	SNS_CPUCORE:3PHASE,CPUCOEDRV:ISL6612,IG:Y,SNS_VDDQS3_DDR:Y
D7_PROGPARTS	SMC:PROG,BOOTROM:PROG,T29ROM:PROG,CIVROM:PROG,CAMROM:PROG
D7_DEVEL	XDP_CONN,LPCPLUS,VREFMRGN:EXT,EKLT_PWM,DEVEL_SENSORS,DEVEL_AUDIO
DEVEL_SENSORS	TEMPSNSDEV
D7_PRODUCTION	VREFMRGN:N,SSD:N

Add 'D7_PRODUCTION' at RevA release

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4189	1	FVB,QBQ1,ES2,K0,2.40,65W,2+2.0,9.3M,LGA	CPU	CRITICAL	CPU:2C_2P4GHZ_GFX2C
337S4258	1	FVB,QC48,Q5,R1,2.90,65W,4+2.1,10.6M,LGA	CPU	CRITICAL	CPU:4C_2P9GHZ_GFX2C

Old POR was 2C CPU

Temporary until a better 4C GT2 part is pulled

Module Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4277	1	IC,PANTHER POINT,C1,SLJ07,PRO,8082277	U1800	CRITICAL	
338S1047	1	IC,TBT,CR-4C,ES1,288 PCBGA,12X12MM	U3600	CRITICAL	
343S0592	1	IC,BCM57766,ENET&SD,a0,8X8	U3900	CRITICAL	

Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0107	377S0126		ALL	USB diodes
157S0055	157S0058		ALL	Enet magnetics
376S1081	376S0975		ALL	P/NCh dual FET
341S3486	341S3487		ALL	C-IV ROM ALT
128S0298	128S0293		ALL	330 UF AL POLY
155S0578	155S0367		ALL	120OHM EMI BEAD
138S0681	138S0638		ALL	Taiyo 10uf 805 alt
377S0124	377S0057		ALL	TVS

CPU Socket

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0073	1	SOCKET,MOLEX,LGA1156,CPU-LF	U1000	CRITICAL	

CPU Socket Alternates


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
511S0071	511S0073		ALL	TYCO SOCKET
511S0072	511S0073		ALL	FOXCONN SOCKET

Programmable Parts


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S3493	1	IC,CR,V24.2,D7/D7I	U3690	CRITICAL	T29ROM:PROG
335S0865	1	IC,EEPROM,SERIAL,8KB,MLP8	U3690	CRITICAL	T29ROM:BLANK
335S0807	1	IC,SPI SRL 50MHZ FLASH, 64MBT,8SDP,FUSE=1	U5110	CRITICAL	BOOTROM:BLANK
341S3507	1	IC,EFI,PROTO 1,D7/D7I	U5110	CRITICAL	BOOTROM:PROG
335S0862	1	IC,SERIAL FLASH, 2MBIT, 2.7V, REV F	U3990	CRITICAL	CIVROM:BLANK
341S3487	1	IC,FRG8MD,ENET SPI ROM,PROTO,D7/D7I/D8	U3990	CRITICAL	CIVROM:PROG
338S1098	1	IC,SMC12_A3, BLANK,D7	U4900	CRITICAL	SMC:BLANK
341S3485	1	IC,SMC,EXTERNAL-PROTO 1,V2.1A94,AC,D7	U4900	CRITICAL	SMC:PROG
341S3506	1	IC,CAMERA FLASH,D7/D7I/D8	U4202	CRITICAL	CAMROM:PROG
335S0852	1	IC,FLASH,SPI,1MBIT,3V3	U4202	CRITICAL	CAMROM:BLANK

Alternate: 335S0812


Alternate: 335S0854

SYNC MASTER=D7I INTEG		SYNC DATE=N/A	
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 113
		SHEET	4 OF 90


S5 Led




ALL_SYS_PWRGD Led





GPU GOOD Led



VIDEO ON Led




SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
DEBUG LEDS			
 Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	5 OF 113
		SHEET	5 OF 90



SYNC MASTER=D7I NICK		SYNC DATE=01/11/2012	
PAGE TITLE			
Power Connectors/Aliases			
		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	6 OF 113
		SHEET	6 OF 90


CPU Heatsink

4mm Plated Holes (998-0850)




WIRELESS CARD MTG HOLES

998-4560 (Plated holes, 2.3mm inner diameter, 4.3mm pad)




Rear Cover

998-4559 (Plated holes, 4mm inner diameter, 8mm pad)




USB Can holes

998-3975 (Plated slot holes, 1.10mm x 0.45mm)



SSD STANDOFF
APN: 860-1461



SYNC MASTER=D71 INTEG		SYNC DATE=N/A	
Holes/PD parts			
Apple Inc.	DRAWING NUMBER	051-9179	SIZE
	REVISION	16.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 113
		SHEET	7 OF 90

8	7	6	5	4	3	2	1
<p>CPU Reserved</p> <pre> 10 TP_CPU_RSVD<16..1> == NC_CPU_RSVD<16..1> MAKE_BASE=TRUE NO_TEST=TRUE 10 TP_CPU_RSVD<46..19> == NC_CPU_RSVD<46..19> MAKE_BASE=TRUE NO_TEST=TRUE 10 CPU_CFG<15..12> == TP_CPU_CFG<15..12> MAKE_BASE=TRUE </pre> <p>CPU Memory</p> <pre> 12 TP_MEM_A_DO_CB<7..0> == NC_MEM_A_DO_CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_A_DOS_N<8> == NC_MEM_A_DOSN<8> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_A_DOS_P<8> == NC_MEM_A_DOSP<8> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_B_DO_CB<7..0> == NC_MEM_B_DO_CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_B_DOSN<8> == NC_MEM_B_DOSN<8> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_B_DOS_P<8> == NC_MEM_B_DOSP<8> MAKE_BASE=TRUE NO_TEST=TRUE 72 MEM_A_CLK_N<2..3> == NC_MEM_A_CLKN<2..3> MAKE_BASE=TRUE NO_TEST=TRUE 72 MEM_A_CLK_P<2..3> == NC_MEM_A_CLKP<2..3> MAKE_BASE=TRUE NO_TEST=TRUE 72 MEM_A_CS_L<2..3> == NC_MEM_A_CS_L<2..3> MAKE_BASE=TRUE NO_TEST=TRUE 72 MEM_A_CKE<2..3> == NC_MEM_A_CKE<2..3> MAKE_BASE=TRUE NO_TEST=TRUE 72 MEM_B_CLK_N<2..3> == NC_MEM_B_CLKN<2..3> MAKE_BASE=TRUE NO_TEST=TRUE 72 MEM_B_CLK_P<2..3> == NC_MEM_B_CLKP<2..3> MAKE_BASE=TRUE NO_TEST=TRUE 72 MEM_B_CS_L<2..3> == NC_MEM_B_CS_L<2..3> MAKE_BASE=TRUE NO_TEST=TRUE 72 MEM_B_CKE<2..3> == NC_MEM_B_CKE<2..3> MAKE_BASE=TRUE NO_TEST=TRUE 72 MEM_A_ODT<2..3> == NC_MEM_A_ODT<2..3> MAKE_BASE=TRUE NO_TEST=TRUE 72 MEM_B_ODT<2..3> == NC_MEM_B_ODT<2..3> MAKE_BASE=TRUE NO_TEST=TRUE </pre> <p>PCH USB</p> <pre> 20 USB_PCH_4_N == NC_USB_PCH_4_N MAKE_BASE=TRUE NO_TEST=TRUE 20 USB_PCH_4_P == NC_USB_PCH_4_P MAKE_BASE=TRUE NO_TEST=TRUE 20 USB_PCH_5_N == NC_USB_PCH_5_N MAKE_BASE=TRUE NO_TEST=TRUE 20 USB_PCH_5_P == NC_USB_PCH_5_P MAKE_BASE=TRUE NO_TEST=TRUE 20 USB_PCH_6_N == NC_USB_PCH_6_N MAKE_BASE=TRUE NO_TEST=TRUE 20 USB_PCH_6_P == NC_USB_PCH_6_P MAKE_BASE=TRUE NO_TEST=TRUE 20 USB_PCH_11_N == NC_USB_PCH_11_N MAKE_BASE=TRUE NO_TEST=TRUE 20 USB_PCH_11_P == NC_USB_PCH_11_P MAKE_BASE=TRUE NO_TEST=TRUE 20 USB_PCH_12_N == NC_USB_PCH_12_N MAKE_BASE=TRUE NO_TEST=TRUE 20 USB_PCH_12_P == NC_USB_PCH_12_P MAKE_BASE=TRUE NO_TEST=TRUE 20 USB_PCH_13_N == NC_USB_PCH_13_N MAKE_BASE=TRUE NO_TEST=TRUE 20 USB_PCH_13_P == NC_USB_PCH_13_P MAKE_BASE=TRUE NO_TEST=TRUE </pre> <p>PCH PLL</p> <pre> 22 PPIV05_S0_PCH_VCCAPLLDM12 == NC_PPIV05_S0_PCH_VCCAPLLDM12 MAKE_BASE=TRUE NO_TEST=TRUE 22 PPIV05_S0_PCH_VCCAPLL_EXP == NC_PPIV05_S0_PCH_VCCAPLL_EXP MAKE_BASE=TRUE NO_TEST=TRUE 22 PPIV05_S0_PCH_VCCAPLL_SATA == NC_PPIV05_S0_PCH_VCCAPLL_SATA MAKE_BASE=TRUE NO_TEST=TRUE </pre>	<p>PCH Clocks</p> <pre> 18 TP_PCIE_CLK100M_PE4N == NC_PCIE_CLK100M_PE4N MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCIE_CLK100M_PE4P == NC_PCIE_CLK100M_PE4P MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCIE_CLK100M_PE6N == NC_PCIE_CLK100M_PE6N MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCIE_CLK100M_PE6P == NC_PCIE_CLK100M_PE6P MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCIE_CLK100M_PE7N == NC_PCIE_CLK100M_PE7N MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCIE_CLK100M_PE7P == NC_PCIE_CLK100M_PE7P MAKE_BASE=TRUE NO_TEST=TRUE 10 TP_PE_TX_N<3..0> == NC_PE_TXN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 10 TP_PE_TX_P<3..0> == NC_PE_TXP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 10 TP_PE_RX_N<3..0> == NC_PE_RXN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 10 TP_PE_RX_P<3..0> == NC_PE_RXP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 18 DMI_MIDBUS_CLK100M_N == NC_DMI_MIDBUS_CLK100M_N MAKE_BASE=TRUE NO_TEST=TRUE 18 DMI_MIDBUS_CLK100M_P == NC_DMI_MIDBUS_CLK100M_P MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_CLKOUT_PEG_A_N == NC_CLKOUT_PEG_AN MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_CLKOUT_PEG_A_P == NC_CLKOUT_PEG_AP MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_CLKOUT_DPN == NC_PCH_CLKOUT_DPN MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_CLKOUT_DPP == NC_PCH_CLKOUT_DPP MAKE_BASE=TRUE NO_TEST=TRUE 18 PCH_CLK25M_XTALOUT == NC_PCH_CLK25M_XTALOUT MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_GPIO64_CLKOUTFLEX0 == NC_PCH_GPIO64_CLKOUTFLEX0 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_GPIO65_CLKOUTFLEX1 == NC_PCH_GPIO65_CLKOUTFLEX1 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_GPIO66_CLKOUTFLEX2 == NC_PCH_GPIO66_CLKOUTFLEX2 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_GPIO67_CLKOUTFLEX3 == NC_PCH_GPIO67_CLKOUTFLEX3 MAKE_BASE=TRUE NO_TEST=TRUE </pre>	<p>PCH Unused Display</p> <pre> 19 TP_CRT_IG_RED == NC_CRT_IG_RED MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_GREEN == NC_CRT_IG_GREEN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_BLUE == NC_CRT_IG_BLUE MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_HSYNC == NC_CRT_IG_HSYNC MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_VSYNC == NC_CRT_IG_VSYNC MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_DDC_CLK == NC_CRT_IG_DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_DDC_DATA == NC_CRT_IG_DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SVDO_TVCLKINN == NC_SVDO_TVCLKINN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SVDO_TVCLKINP == NC_SVDO_TVCLKINP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SVDO_STALLN == NC_SVDO_STALLN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SVDO_STALLP == NC_SVDO_STALLP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SVDO_INTN == NC_SVDO_INTN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SVDO_INTP == NC_SVDO_INTP MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_L_BKLTEN == NC_PCH_L_BKLTEN MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_L_VDD_EN == NC_PCH_L_VDD_EN MAKE_BASE=TRUE NO_TEST=TRUE </pre> <p>UNUSED GRAPHICS ALIASES</p> <pre> TP_DVPCNTL_M<0..1> == NC_DVPCNTL_M<0..1> MAKE_BASE=TRUE NO_TEST=TRUE TP_DVPCNTL<0..2> == NC_DVPCNTL<0..2> MAKE_BASE=TRUE NO_TEST=TRUE TP_DVPCLK == NC_DVPCLK MAKE_BASE=TRUE NO_TEST=TRUE TP_DVDPDATA<4..23> == NC_DVDPDATA<4..23> MAKE_BASE=TRUE NO_TEST=TRUE HDMI_EG_CLK_C_P == NC_HDMI_EG_CLK_C_P MAKE_BASE=TRUE NO_TEST=TRUE HDMI_EG_CLK_C_N == NC_HDMI_EG_CLK_C_N MAKE_BASE=TRUE NO_TEST=TRUE HDMI_EG_DDC_CLK == NC_HDMI_EG_DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE HDMI_EG_DDC_DATA == NC_HDMI_EG_DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE HDMI_EG_DATA_C_P<0..2> == NC_HDMI_EG_DATA_C_P<0..2> MAKE_BASE=TRUE NO_TEST=TRUE HDMI_EG_DATA_C_N<0..2> == NC_HDMI_EG_DATA_C_N<0..2> MAKE_BASE=TRUE NO_TEST=TRUE GPU_TDIODE_P == NC_GPU_TDIODE_P MAKE_BASE=TRUE NO_TEST=TRUE GPU_TDIODE_N == NC_GPU_TDIODE_N MAKE_BASE=TRUE NO_TEST=TRUE EG_LCD_PWR_EN == NC_EG_LCD_PWR_EN MAKE_BASE=TRUE NO_TEST=TRUE </pre>	<p>PCH SATA</p> <pre> 18 TP_SATA_C_R2D_CN == NC_SATA_C_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_C_R2D_CP == NC_SATA_C_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_C_D2RN == NC_SATA_C_D2RN MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_C_D2RP == NC_SATA_C_D2RP MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_D_R2D_CN == NC_SATA_D_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_D_R2D_CP == NC_SATA_D_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_D_D2RN == NC_SATA_D_D2RN MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_D_D2RP == NC_SATA_D_D2RP MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_E_R2D_CN == NC_SATA_E_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_E_R2D_CP == NC_SATA_E_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_E_D2RN == NC_SATA_E_D2RN MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_E_D2RP == NC_SATA_E_D2RP MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_F_R2D_CN == NC_SATA_F_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_F_R2D_CP == NC_SATA_F_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_F_D2RN == NC_SATA_F_D2RN MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_SATA_F_D2RP == NC_SATA_F_D2RP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_0 == NC_PCH_RESERVE_0 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_1 == NC_PCH_RESERVE_1 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_2 == NC_PCH_RESERVE_2 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_3 == NC_PCH_RESERVE_3 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_4 == NC_PCH_RESERVE_4 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_5 == NC_PCH_RESERVE_5 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_6 == NC_PCH_RESERVE_6 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_7 == NC_PCH_RESERVE_7 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_8 == NC_PCH_RESERVE_8 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_9 == NC_PCH_RESERVE_9 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_10 == NC_PCH_RESERVE_10 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_11 == NC_PCH_RESERVE_11 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_12 == NC_PCH_RESERVE_12 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_13 == NC_PCH_RESERVE_13 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_14 == NC_PCH_RESERVE_14 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_15 == NC_PCH_RESERVE_15 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_16 == NC_PCH_RESERVE_16 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_17 == NC_PCH_RESERVE_17 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_18 == NC_PCH_RESERVE_18 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_19 == NC_PCH_RESERVE_19 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_20 == NC_PCH_RESERVE_20 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_21 == NC_PCH_RESERVE_21 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_22 == NC_PCH_RESERVE_22 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_23 == NC_PCH_RESERVE_23 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_24 == NC_PCH_RESERVE_24 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_25 == NC_PCH_RESERVE_25 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_26 == NC_PCH_RESERVE_26 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_27 == NC_PCH_RESERVE_27 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_RESERVE_28 == NC_PCH_RESERVE_28 MAKE_BASE=TRUE NO_TEST=TRUE </pre>	<p>PCH Test Points</p> <pre> 21 TP_PCH_TP1 == NC_PCH_TP1 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP2 == NC_PCH_TP2 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP3 == NC_PCH_TP3 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP4 == NC_PCH_TP4 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP5 == NC_PCH_TP5 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP6 == NC_PCH_TP6 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP7 == NC_PCH_TP7 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP8 == NC_PCH_TP8 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP9 == NC_PCH_TP9 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP10 == NC_PCH_TP10 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP11 == NC_PCH_TP11 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP12 == NC_PCH_TP12 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP13 == NC_PCH_TP13 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP14 == NC_PCH_TP14 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP15 == NC_PCH_TP15 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP16 == NC_PCH_TP16 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP17 == NC_PCH_TP17 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP18 == NC_PCH_TP18 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP19 == NC_PCH_TP19 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_TP20 == NC_PCH_TP20 MAKE_BASE=TRUE NO_TEST=TRUE </pre> <p>PCH PCI</p> <pre> 20 TP_PCI_AD<31..0> == NC_PCI_AD<31..0> MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_PCI_C_BE_L<3..0> == NC_PCI_C_BE_L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_PCI_PAR == NC_PCI_PAR MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_PCI_RESET_L == NC_PCI_RESET_L MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_INIT3V3_L == NC_PCH_INIT3V3_L MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_LPC_DREQ0_L == NC_LPC_DREQ0_L MAKE_BASE=TRUE NO_TEST=TRUE </pre> <p>PCH Miscellaneous</p> <pre> 18 TP_HDA_SDN1 == NC_HDA_SDN1 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_HDA_SDN2 == NC_HDA_SDN2 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_HDA_SDN3 == NC_HDA_SDN3 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_PWM0 == NC_PCH_PWM0 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_PWM1 == NC_PCH_PWM1 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_PWM2 == NC_PCH_PWM2 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_PWM3 == NC_PCH_PWM3 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_SST == NC_PCH_SST MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_CL_CLK1 == NC_PCH_CL_CLK1 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_CL_DATA1 == NC_PCH_CL_DATA1 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_CL_RST1 == NC_PCH_CL_RST1 MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_PCI_CLK33M_OUT2 == NC_PCI_CLK33M_OUT2 MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_PCI_CLK33M_OUT3 == NC_PCI_CLK33M_OUT3 MAKE_BASE=TRUE NO_TEST=TRUE 22 PPIV05_S0_PCH_FDIPLL == NC_PPIV05_S0_PCH_FDIPLL MAKE_BASE=TRUE NO_TEST=TRUE 22 PPIV05_S0_PCH_VCC_A_CLK == NC_PPIV05_S0_PCH_VCC_A_CLK MAKE_BASE=TRUE NO_TEST=TRUE 22 TP_PPVOUT_PCH_DCPUSBYP == NC_PPVOUT_PCH_DCPUSBYP MAKE_BASE=TRUE NO_TEST=TRUE </pre>			
8	7	6	5	4	3	2	1

SYNC MASTER=D71 INTEG SYNC DATE=N/A

Unused Signal Aliases

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 8 OF 113 SHEET: 8 OF 90

D

D

unused GPU aliases

```

10 =PEG D2R N<0..15> == NC PEG D2R N<0..15>
                       == MAKE_BASE=TRUE NO_TEST=TRUE
10 =PEG D2R P<0..15> == NC PEG D2R P<0..15>
                       == MAKE_BASE=TRUE NO_TEST=TRUE
10 =PEG R2D C N<0..15> == NC PEG R2D C N<0..15>
                       == MAKE_BASE=TRUE NO_TEST=TRUE
10 =PEG R2D C P<0..15> == NC PEG R2D C P<0..15>
                       == MAKE_BASE=TRUE NO_TEST=TRUE

```

CPU PCH FDI BUS

```

82 10 CPU_FDI_TX_N<7..0> == PCH_FDI_RX_N<7..0> 19
      MAKE_BASE=TRUE
82 10 CPU_FDI_TX_P<7..0> == PCH_FDI_RX_P<7..0> 19
      MAKE_BASE=TRUE
82 10 CPU_FDI_FSYNC<1..0> == PCH_FDI_FSYNC<1..0> 19
      MAKE_BASE=TRUE
82 10 CPU_FDI_LSYNC<1..0> == PCH_FDI_LSYNC<1..0> 19
      MAKE_BASE=TRUE
82 10 CPU_FDI_INT == PCH_FDI_INT 19
      MAKE_BASE=TRUE

```

PCH DP ALIAS

```

19 DP_IG_C_MLN<3..0> == DP_TBTSNK0_ML_C_N<3:0> 34 89
      MAKE_BASE=TRUE
19 DP_IG_C_MLP<3..0> == DP_TBTSNK0_ML_C_P<3:0> 34 89
      MAKE_BASE=TRUE
19 DP_IG_C_AUX_N == DP_TBTSNK0_AUXCH_C_N 34 89
      MAKE_BASE=TRUE
19 DP_IG_C_AUX_P == DP_TBTSNK0_AUXCH_C_P 34 89
      MAKE_BASE=TRUE
19 DP_IG_C_HPD == DP_TBTSNK0_HPD 34
      MAKE_BASE=TRUE
19 DP_IG_C_CTRL_CLK == DP_TBTSNK0_DDC_CLK 74
      MAKE_BASE=TRUE
19 DP_IG_C_CTRL_DATA == DP_TBTSNK0_DDC_DATA 74
      MAKE_BASE=TRUE

```

```

19 DP_IG_D_MLN<3..0> == DP_TBTSNK1_ML_C_N<3:0> 34 89
      MAKE_BASE=TRUE
19 DP_IG_D_MLP<3..0> == DP_TBTSNK1_ML_C_P<3:0> 34 89
      MAKE_BASE=TRUE
19 DP_IG_D_AUX_N == DP_TBTSNK1_AUXCH_C_N 34 89
      MAKE_BASE=TRUE
19 DP_IG_D_AUX_P == DP_TBTSNK1_AUXCH_C_P 34 89
      MAKE_BASE=TRUE
19 DP_IG_D_HPD == DP_TBTSNK1_HPD 34
      MAKE_BASE=TRUE
19 DP_IG_D_CTRL_CLK == DP_TBTSNK1_DDC_CLK 74
      MAKE_BASE=TRUE
19 DP_IG_D_CTRL_DATA == DP_TBTSNK1_DDC_DATA 74
      MAKE_BASE=TRUE

```

```

19 DP_IG_B_MLN<3..0> == DP_INT_EG_ML_N<3:0> 73 89
      MAKE_BASE=TRUE
19 DP_IG_B_MLP<3..0> == DP_INT_EG_ML_P<3:0> 73 89
      MAKE_BASE=TRUE
19 DP_IG_B_AUX_N == DP_INT_EG_AUX_N 73 89
      MAKE_BASE=TRUE
19 DP_IG_B_AUX_P == DP_INT_EG_AUX_P 73 89
      MAKE_BASE=TRUE
19 DP_IG_B_HPD == DP_INT_EG_HPD 73
      MAKE_BASE=TRUE

```

```

19 TP_PCH_L_BKLTCTL == GPU_LCD_BKLT_PWM 73
      MAKE_BASE=TRUE

```





```

26 GPU_RESET_L == NC_GPU_RESET_L
                == MAKE_BASE=TRUE NO_TEST=TRUE
80 18 PEG_CLK100M_P == NC_PEG_CLK100M_P
                == MAKE_BASE=TRUE NO_TEST=TRUE
80 18 PEG_CLK100M_N == NC_PEG_CLK100M_N
                == MAKE_BASE=TRUE NO_TEST=TRUE

```

SMC-EG pull up and pull down

the pull up and down should be deleted if SMC ignore those two signals



C

C


B

B

A

A

SYNC MASTER=D71 INTEG		SYNC DATE=N/A	
Signal Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9179	D
		REVISION	BRANCH
		16.0.0	
		PAGE	9 OF 113
		SHEET	9 OF 90




CFG[1:0] Reserved config lane
 CFG[2] PCIe Static x16 lane reversal; Refer to page 15 for more info
 CFG[3] PCIe Static x4 lane reversal; Refer to page 15 for more info
 CFG[4] Reserved config lane
 CFG[6:5] PCIe bifurcation; Refer to page 15 for more info
 CFG[17:7] Reserved config lanes

OMIT TABLE
 U1000
 IVY-BRIDGE
 BGA-SKT-K70
 SYM 5 OF 10

RESERVED

SYNC MASTER=D71 MLB		SYNC DATE=N/A	
CPU DMI/PEG/FDI/RSVD			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			
		PAGE	10 OF 113
		SHEET	10 OF 90



SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
CPU CLOCK/MISC/JTAG			
DRAWING NUMBER		SIZE	
051-9179		D	
REVISION		BRANCH	
16.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
11 OF 113		11 OF 90	

D

C

B

A

D


C

B

A


OMIT TABLE
U1000
IVY-BRIDGE
BGA-SKT-K70
SYM 3 OF 10

DDR SYSTEM MEMORY A



OMIT TABLE
U1000
IVY-BRIDGE
BGA-SKT-K70
SYM 4 OF 10

DDR SYSTEM MEMORY B



SYNC MASTER=D7 MLB SYNC DATE=01/19/2012

CPU DDR3 INTERFACES


Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D


REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 12 OF 113 SHEET: 12 OF 90



SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
CPU POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	13 OF 113
		SHEET	13 OF 90



OMIT TABLE
U1000
IVY-BRIDGE
BGA-SKT-K70

SYM 8 OF 10

A17	VSS_001	VSS_091	AM27
A23	VSS_002	VSS_092	AM3
A26	VSS_003	VSS_093	AM30
A29	VSS_004	VSS_094	AM36
A35	VSS_005	VSS_095	AM37
AA33	VSS_006	VSS_096	AM38
AA34	VSS_007	VSS_097	AM39
AA35	VSS_008	VSS_098	AM4
AA36	VSS_009	VSS_099	AM40
AA37	VSS_010	VSS_100	AM5
AA38	VSS_011	VSS_101	AM10
AA6	VSS_012	VSS_102	AM11
AB5	VSS_013	VSS_103	AM14
AC1	VSS_014	VSS_104	AM17
AC6	VSS_015	VSS_105	AM19
AD33	VSS_016	VSS_106	AM22
AD36	VSS_017	VSS_107	AM24
AD38	VSS_018	VSS_108	AM27
AD39	VSS_019	VSS_109	AM30
AD40	VSS_020	VSS_110	AM31
AD5	VSS_021	VSS_111	AM32
AD8	VSS_022	VSS_112	AM33
AE3	VSS_023	VSS_113	AM34
AE33	VSS_024	VSS_114	AM35
AE36	VSS_025	VSS_115	AM36
AF1	VSS_026	VSS_116	AM5
AF34	VSS_027	VSS_117	AM6
AF36	VSS_028	VSS_118	AM7
AF37	VSS_029	VSS_119	AM8
AF40	VSS_030	VSS_120	AM9
AF5	VSS_031	VSS_121	AP1
AF6	VSS_032	VSS_122	AP11
AF7	VSS_033	VSS_123	AP14
AG36	VSS_034	VSS_124	AP17
AH2	VSS_035	VSS_125	AP22
AH3	VSS_036	VSS_126	AP25
AH33	VSS_037	VSS_127	AP27
AH36	VSS_038	VSS_128	AP30
AH37	VSS_039	VSS_129	AP36
AH38	VSS_040	VSS_130	AP37
AH39	VSS_041	VSS_131	AP4
AH40	VSS_042	VSS_132	AP40
AH5	VSS_043	VSS_133	AP5
AH8	VSS_044	VSS_134	AR11
AJ12	VSS_045	VSS_135	AR14
AJ15	VSS_046	VSS_136	AR17
AJ18	VSS_047	VSS_137	AR18
AJ21	VSS_048	VSS_138	AR19
AJ25	VSS_049	VSS_139	AR27
AJ27	VSS_050	VSS_140	AR30
AJ36	VSS_051	VSS_141	AR36
AJ5	VSS_052	VSS_142	AR5
AK1	VSS_053	VSS_143	AT1
AK10	VSS_054	VSS_144	AT10
AK13	VSS_055	VSS_145	AT12
AK14	VSS_056	VSS_146	AT13
AK16	VSS_057	VSS_147	AT15
AK22	VSS_058	VSS_148	AT16
AK28	VSS_059	VSS_149	AT17
AK31	VSS_060	VSS_150	AT2
AK32	VSS_061	VSS_151	AT25
AK33	VSS_062	VSS_152	AT27
AK34	VSS_063	VSS_153	AT28
AK35	VSS_064	VSS_154	AT29
AK36	VSS_065	VSS_155	AT3
AK37	VSS_066	VSS_156	AT30
AK4	VSS_067	VSS_157	AT31
AK40	VSS_068	VSS_158	AT32
AK5	VSS_069	VSS_159	AT33
AK6	VSS_070	VSS_160	AT34
AK7	VSS_071	VSS_161	AT35
AK8	VSS_072	VSS_162	AT36
AK9	VSS_073	VSS_163	AT37
AL11	VSS_074	VSS_164	AT38
AL14	VSS_075	VSS_165	AT39
AL17	VSS_076	VSS_166	AT4
AL19	VSS_077	VSS_167	AT40
AL24	VSS_078	VSS_168	AT5
AL27	VSS_079	VSS_169	AT6
AL30	VSS_080	VSS_170	AT7
AL36	VSS_081	VSS_171	AT8
AL5	VSS_082	VSS_172	AT9
AM1	VSS_083	VSS_173	AU1
AM11	VSS_084	VSS_174	AU15
AM14	VSS_085	VSS_175	AU26
AM17	VSS_086	VSS_176	AU34
AM2	VSS_087	VSS_177	AU4
AM21	VSS_088	VSS_178	AU6
AM23	VSS_089	VSS_179	AU8
AM25	VSS_090	VSS_180	AV10

VSS


OMIT TABLE
U1000
IVY-BRIDGE
BGA-SKT-K70

SYM 9 OF 10

AV11	VSS_181	VSS_271	G8
AV14	VSS_182	VSS_272	H1
AV17	VSS_183	VSS_273	H17
AV3	VSS_184	VSS_274	H2
AV35	VSS_185	VSS_275	H20
AV38	VSS_186	VSS_276	H23
AV6	VSS_187	VSS_277	H26
AW10	VSS_188	VSS_278	H29
AW11	VSS_189	VSS_279	H33
AW14	VSS_190	VSS_280	H35
AW16	VSS_191	VSS_281	H37
AW36	VSS_192	VSS_282	H39
AW6	VSS_193	VSS_283	H5
AY11	VSS_194	VSS_284	H6
AY14	VSS_195	VSS_285	H9
AY18	VSS_196	VSS_286	J11
AY35	VSS_197	VSS_287	J17
AY4	VSS_198	VSS_288	J20
AY6	VSS_199	VSS_289	J23
AY8	VSS_200	VSS_290	J26
B10	VSS_201	VSS_291	J29
B13	VSS_202	VSS_292	J32
B14	VSS_203	VSS_293	K1
B17	VSS_204	VSS_294	K12
B23	VSS_205	VSS_295	K13
B26	VSS_206	VSS_296	K14
B29	VSS_207	VSS_297	K17
B32	VSS_208	VSS_298	K2
B35	VSS_209	VSS_299	K20
B38	VSS_210	VSS_300	K23
B6	VSS_211	VSS_301	K26
C11	VSS_212	VSS_302	K29
C12	VSS_213	VSS_303	K33
C17	VSS_214	VSS_304	K35
C20	VSS_215	VSS_305	K37
C23	VSS_216	VSS_306	K39
C26	VSS_217	VSS_307	K5
C29	VSS_218	VSS_308	K6
C32	VSS_219	VSS_309	L10
C35	VSS_220	VSS_310	L17
C7	VSS_221	VSS_311	L20
C8	VSS_222	VSS_312	L23
D17	VSS_223	VSS_313	L26
D2	VSS_224	VSS_314	L29
D20	VSS_225	VSS_315	L8
D23	VSS_226	VSS_316	M1
D26	VSS_227	VSS_317	M17
D29	VSS_228	VSS_318	M2
D32	VSS_229	VSS_319	M20
D37	VSS_230	VSS_320	M23
D39	VSS_231	VSS_321	M26
D4	VSS_232	VSS_322	M29
D5	VSS_233	VSS_323	M33
D9	VSS_234	VSS_324	M35
E11	VSS_235	VSS_325	M37
E12	VSS_236	VSS_326	M39
E17	VSS_237	VSS_327	M5
E20	VSS_238	VSS_328	M6
E23	VSS_239	VSS_329	M9
E26	VSS_240	VSS_330	N8
E29	VSS_241	VSS_331	P1
E32	VSS_242	VSS_332	P2
E36	VSS_243	VSS_333	P36
E7	VSS_244	VSS_334	P38
E8	VSS_245	VSS_335	P40
F1	VSS_246	VSS_336	P5
F10	VSS_247	VSS_337	P6
F13	VSS_248	VSS_338	R33
F14	VSS_249	VSS_339	R35
F17	VSS_250	VSS_340	R37
F2	VSS_251	VSS_341	R39
F20	VSS_252	VSS_342	R8
F23	VSS_253	VSS_343	T1
F26	VSS_254	VSS_344	T5
F29	VSS_255	VSS_345	T6
F35	VSS_256	VSS_346	U8
F37	VSS_257	VSS_347	V1
F39	VSS_258	VSS_348	V2
F5	VSS_259	VSS_349	V33
F6	VSS_260	VSS_350	V34
F9	VSS_261	VSS_351	V35
G11	VSS_262	VSS_352	V36
G12	VSS_263	VSS_353	V37
G17	VSS_264	VSS_354	V38
G20	VSS_265	VSS_355	V39
G23	VSS_266	VSS_356	V40
G26	VSS_267	VSS_357	V5
G29	VSS_268	VSS_358	W6
G34	VSS_269	VSS_359	Y5
G7	VSS_270	VSS_360	Y8

VSS

SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
CPU GROUNDS			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	14 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	14 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



IVB PCIe Straps configuration:
 CFG[5:6] = Sel PCIe Cfg CFG[3]=Direct/Rev for X4 CFG[2]= Direct/Rev for x16
 11 = 1x16 (default) 1 = DIR 1 = DIR
 10 = 2x8 0 = REV 0 = REV
 00 = 1x8,2x4

DP_AUXIO_EN Inversion
 Inverts PCH GPIO DP_AUXCH_ISOL to drive DP_AUXIO_EN for external DP

UNUSED clock terminations for FCIM MODE


- PCH CLKIN_GND1
- PCH CLKIN_GND0
- PCH CLK14P3M_REFCLK
- PCH CLK100M_DMIN
- PCH CLK100M_DMIP
- PCH CLK100M_SATAN
- PCH CLK100M_SATAP
- PCH CLK96M_DOTN
- PCH CLK96M_DOTP

SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
STRAPS, PULL UPS, PULL DOWNS FOR PCH AND CPU			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	15 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	15 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU VCORE DECOUPLING


14x 22UF,0805 INTEL RECOMMENDATION 18X 22UF 0805 (14 Inside cavity and 4 North of processor)

PLACEMENT_NOTE (C1600-C1613): REPALCED WITH 603 PER RDAR://10700439



10x 10UF and 10x 1UF CAPACITORS


Place inside socket cavity



CPU VCCIO DECOUPLING


8X 22UF 0805, 6X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805,16X 0805 placeholders

PLACEMENT_NOTE (C1650-C1657):




CPU VCCSA DECOUPLING

2x 10uF 0603. INTEL RECOMMENDATION 2X 10uF 0805




Bulk decoupling is on VCCSA reg page 75

Memory (CPU VCCDDR) DECOUPLING



PLL (CPU VCCSFR) DECOUPLING

2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 1x 10uF 0805






PAGE TITLE		DRAWING NUMBER	
CPU NON-GFX DECOUPLING		051-9179	
Apple Inc.		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		16 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		16 OF 90	
IV ALL RIGHTS RESERVED			

VAXG DECOUPLING

INTEL RECOMMENDATION 4X22UF 0805,3X 4.7UF

PLACEMENT_NOTE (C1704-C1709):

Place inside socket cavity



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1070	2	IND, WW, 10UH, 20%, 120MA, 0.36OHMS	L1730, L1740	CRITICAL	IG:Y
113S0022	2	RES, MF, 1/10W, 00HM, 5, 0603, SMD, LH	L1730, L1740		IG:N

SYNC MASTER=D7_MLB SYNC DATE=01/19/2012

PAGE TITLE: **GFX DECOUPLING & PCH PWR ALIAS**

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BRANCH:

PAGE: 17 OF 113




SHEET: 17 OF 90




OMIT TABLE
U1800
PANTHER-POINT
 FCBGA
 (2 OF 10)

OMIT TABLE
U1800
PANTHER-POINT
 FCBGA
 (1 OF 10)


Signal Name	Pin	Component	Value
PCIE SSD D2R N<0>	P20	PERN1	
PCIE SSD D2R P<0>	P20	PERP1	
PCIE SSD R2D C N<0>	P25	PETN1	
PCIE SSD R2D C P<0>	P23	PETP1	
PCIE SSD D2R N<1>	P20	PERN2	
PCIE SSD D2R P<1>	P20	PERP2	
PCIE SSD R2D C N<1>	P22	PETN2	
PCIE SSD R2D C P<1>	P22	PETP2	
PCIE ENET D2R N	H17	PERN3	
PCIE ENET D2R P	H17	PERP3	
PCIE ENET R2D C N	P21	PETN3	
PCIE ENET R2D C P	P21	PETP3	
PCIE AP D2R N	H17	PERN4	
PCIE AP D2R P	H17	PERP4	
PCIE AP R2D C N	P18	PETN4	
PCIE AP R2D C P	P17	PETP4	
PCIE TBT D2R N<0>	H15	PERN5	
PCIE TBT D2R P<0>	H15	PERP5	
PCIE TBT R2D C N<0>	H17	PETN5	
PCIE TBT R2D C P<0>	H16	PETP5	
PCIE TBT D2R N<1>	H15	PERN6	
PCIE TBT D2R P<1>	H15	PERP6	
PCIE TBT R2D C N<1>	H16	PETN6	
PCIE TBT R2D C P<1>	H15	PETP6	
PCIE TBT D2R N<2>	H12	PERN7	
PCIE TBT D2R P<2>	H12	PERP7	
PCIE TBT R2D C N<2>	H15	PETN7	
PCIE TBT R2D C P<2>	H13	PETP7	
PCIE TBT D2R N<3>	H10	PERN8	
PCIE TBT D2R P<3>	H10	PERP8	
PCIE TBT R2D C N<3>	H13	PETN8	
PCIE TBT R2D C P<3>	H13	PETP8	
PCIE CLK100M SSD N	AB6	CLKOUT_PCIE0N	
PCIE CLK100M SSD P	AC6	CLKOUT_PCIE0P	
PCIE CLK100M AP N	AA5	CLKOUT_PCIE1N	
PCIE CLK100M AP P	W5	CLKOUT_PCIE1P	
PCIE CLK100M TBT N	AB12	CLKOUT_PCIE2N	
PCIE CLK100M TBT P	AB14	CLKOUT_PCIE2P	
PEG CLKREQ L	AV43	PCIECLKRQ2*/GPIO20/SMI*	
PCIE CLK100M ENET N	AB9	CLKOUT_PCIE3N	
PCIE CLK100M ENET P	AB8	CLKOUT_PCIE3P	
TP PCIE CLK100M PE4N	Y9	CLKOUT_PCIE4N	
TP PCIE CLK100M PE4P	Y8	CLKOUT_PCIE4P	
PEG CLK100M N	AF3	CLKOUT_PCIE5N	
PEG CLK100M P	AG2	CLKOUT_PCIE5P	
PCIE CLKRRQ05 GPIO44 L	BL54	PCIECLKRQ5*/GPIO44	
DMI MIDBUS CLK100M N	AB12	CLKOUT_PEG_B_N	
DMI MIDBUS CLK100M P	AB11	CLKOUT_PEG_B_P	
CLKOUT_FLEX0/GPIO64	AT9	TP PCH GPIO64 CLKOUTFLEX0	
CLKOUT_FLEX1/GPIO65	BA5	TP PCH GPIO65 CLKOUTFLEX1	
CLKOUT_FLEX2/GPIO66	AW5	TP PCH GPIO66 CLKOUTFLEX2	
CLKOUT_FLEX3/GPIO67	BA2	TP PCH GPIO67 CLKOUTFLEX3	
CLKOUT_ITPXD N	R52	ITPXD CLK100M N	
CLKOUT_ITPXD P	N52	ITPXD CLK100M P	
CLKIN_GND0_N	W53	PCH CLKIN GND0	
CLKIN_GND0_P	V52		
CLKIN_GND1_N	R27	PCH CLKIN GND1	
CLKIN_GND1_P	P27		
CL_CLK1	BA50	TP PCH CL_CLK1	
CL_DATA1	BF50	TP PCH CL_DATA1	
CL_RST1*	BF49	TP PCH CL_RST1	



SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
PCH SATA/PCIE/CLK/LPC/SPI			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	18 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	18 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
PCH DMI/FDI/GRAPHICS			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SIGNAL_MODEL=EMPTY
 SIGNAL_MODEL=EMPTY
 SIGNAL_MODEL=EMPTY
 SIGNAL_MODEL=EMPTY
 SIGNAL_MODEL=EMPTY
 SIGNAL_MODEL=EMPTY


SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
PCH PCI/USB			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9179	D
		REVISION	
		16.0.0	
		PAGE	
		20 OF 113	
		SHEET	
		20 OF 90	



PAGE TITLE		SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
PCH MISC			DRAWING NUMBER	051-9179	SIZE
Apple Inc.			REVISION	16.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH		
			PAGE	21 OF 113	
			SHEET	21 OF 90	





SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
PCH POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		22 OF 113	
		SHEET	
		22 OF 90	




SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
PCH GROUNDS			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 113
		SHEET	23 OF 90




Power Sequencing










1V8 S0 Rails







3V3 S5 Rails




1V05 S0 Rails



3V3 S0 Rails



SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
PCH DECOUPLING			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9179	D
		REVISION	
		BRANCH	
		PAGE	24 OF 113
		SHEET	24 OF 90



CPU Micro2-XDP

PCH Micro2-XDP

PCH Signals

XDP Signals

25	IN	USB_EXTB_OC_R_L	R2520	331	2	MF-LF	5%	XDP_DA0_USB_EXTB_OC_L	25
25	IN	USB_EXTD_OC_R_L	R2521	331	2	MF-LF	5%	XDP_DA1_USB_EXTD_OC_L	25
25	IN	USB_EXTC_OC_R_L	R2522	331	2	MF-LF	5%	XDP_DA2_USB_EXTC_OC_L	25
25	IN	USB_EXTD_OC_R_L	R2523	331	2	MF-LF	5%	XDP_DA3_USB_EXTD_OC_L	25
25	IN	USB_EXTB_OC_EHCI_R_L	R2524	331	2	MF-LF	5%	XDP_DB0_USB_EXTB_OC_EHCI_L	25
25	IN	USB_EXTD_OC_EHCI_R_L	R2525	331	2	MF-LF	5%	XDP_DB1_USB_EXTD_OC_EHCI_L	25
25	IN	AP_PWR_EN_R	R2526	331	2	MF-LF	5%	XDP_DB2_AP_PWR_EN	25
25	IN	SDCONN_STATE_CHANGE_R	R2527	331	2	MF-LF	5%	XDP_DB3_SDCONN_STATE_CHANGE	25
25	IN	TBT_CIO_PLUG_EVENT_R	R2528	331	2	MF-LF	5%	XDP_FC1_TBT_CIO_PLUG_EVENT	25
25	IN	ISOLATE_CPU_MEM_R_L	R2529	331	2	MF-LF	5%	XDP_DC0_ISOLATE_CPU_MEM_L	25
25	IN	GPU_GOOD_R	R2530	331	2	MF-LF	5%	XDP_DC1_GPU_GOOD	25
25	IN	DP_AUXCH_ISOL_R	R2531	331	2	MF-LF	5%	XDP_DC2_DP_AUXCH_ISOL	25
25	IN	SATARDVR_EN_R	R2532	331	2	MF-LF	5%	XDP_DC3_SATARDVR_EN	25
25	IN	DP_GPU_TBT_SEL_R	R2533	331	2	MF-LF	5%	XDP_DD0_DP_GPU_TBT_SEL	25
25	IN	JTAG_TBT_TCK_R	R2534	331	2	MF-LF	5%	XDP_DD1_JTAG_TBT_TCK	25
25	IN	AUD_IPHS_SWITCH_EN_PCH_R	R2535	331	2	MF-LF	5%	XDP_DD2_AUD_IPHS_SWITCH_EN_PCH	25
25	IN	ENET_LOW_PWR_PCH_R	R2536	331	2	MF-LF	5%	XDP_DD3_ENET_LOW_PWR_PCH	25
25	IN	XDP_PIN03	R2537	331	2	MF-LF	5%	XDP_FC0_PCH_GPIO15	25


PCH/XDP Signal Isolation Notes:

- USB OC#s not isolated, avoid USB port overcurrent events while using PCH XDP.
- Unused GPIOs 0 & 15 not isolated.
- MXM_GOOD not isolated as only LED is affected.
- For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.


If PCH XDP not implemented, all of R2524-R2537 can be replaced with aliases. Otherwise these R's must be stuffed even in production so that PCH pins connect to appropriate non-XDP signals on PCB. R2524-R2537 should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
CPU and PCH XDP			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	25 OF 113
		SHEET	25 OF 90


System 25MHz Clock Generator



PCH 25MHZ CLOCK




RTC Power Sources




GPIO Isolation to prevent glitches on critical core well GPIOs


PCH RTC Crystal




Clock series termination




Platform Reset Connections



Reset Button



SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
CHIPSET SUPPORT			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
SILK_PART=SYS RESET		051-9179	D
R2696		16.0.0	
R2697		PAGE	26 OF 113
R2698		SHEET	26 OF 90



SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
USB HUB			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	27 OF 113
		SHEET	27 OF 90


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

MEMVTT_EN = PM_PGOOD_FET_VDDQ_S0 * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	1	CPU_MEM_RESET_L	1
to	1	0	1	1	1	1
2	0	0	1	1	1	0
3	0	0	0	X	1	0
4	0	0	1	X	1	0
5	0	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	1	CPU_MEM_RESET_L	1


(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must de-assert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		28 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28 OF 90	
IV ALL RIGHTS RESERVED			



PAGE TITLE		SYNC DATE=01/19/2012	
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		BRANCH	
		PAGE	29 OF 113
		SHEET	29 OF 90






DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
PAGE TITLE			
DDR3 SO-DIMM CONNECTOR B			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		31 OF 113	
SHEET		30 OF 90	

VRef DQ

Driven by CPU

NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step



NOTE: MEMVREG and FRAMEBUF share a DAC output, cannot enable both at the same time!

RST* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	2	RES,MTL.FLM,0.5%,402,SM,LF	R3403,R3405		VREFMGRN:N

	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	C	C	D	D
PCA9557D Pin:	3	4	5	6
Nominal value	0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:	0.300V - 1.200V (+/- 450mV)		1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:	0.000V - 1.501V (0x00 - 0x74)		0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:	+3.4mA - -3.4mA (- = sourced)		+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:	7.69mV / step @ output		8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

PAGE TITLE: **DDR3/FRAMEBUF VREF MARGINING**

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0


BRANCH:

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 34 OF 113 SHEET: 32 OF 90



AIRPORT BLUETOOTH

AP & BT Load Switch	
SWITCH	TPS22924B
CHANNEL	N-TYPE
WIRE(EN)	18.4 MOHM @3.3V
LOADING	2 A (BDP)




Supervisor & CLKFREG # Isolation
Delay = 60 ms +/- 20%

Wake from BT in G3H circuit



PAGE TITLE		SYNC DATE=01/19/2012	
AIRPORT/BT			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	35 OF 113
		SHEET	33 OF 90



NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

SYNC MASTER=D71 MLB SYNC DATE=N/A

Thunderbolt Host (1 of 2)

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

BRANCH:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 36 OF 113 SHEET: 34 OF 90

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.



EDP current / power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		37 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		35 OF 90	
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)
 - =PP3V3_TBT_P3V3TBTFFET (3.3V FET Input)
 - =PP3V3_TBT_FET (3.3V FET Output)
 - =PP3V3_S0_TBTFWCTRL
 - =PP1V05_TBT_P1V05TBTFFET (1.05V FET Input)
 - =PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 TBTBST:Y - Stuffs 15V boost circuitry.


Supervisor & CLKREQ# Isolation



3.3V TBT "LC" Switch




1.05V TBT "LC" Switch




TBT "POC" Power-up Reset


Intel investigating whether RC is sufficient.



1.05V TBT "CIO" Switch




SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
Thunderbolt Power Support			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Inc.		051-9179	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	38 OF 113
		SHEET	36 OF 90



BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
 If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
 If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
 Special Star routing needed on these pins. Decoupling on Pg 37.

PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Avoids need for EFI to program at startup. (Required ROM size 1 Mbit)




ENET CR Signals

BCM requests SD CR[0:7], CMD, CLK termination.
 ENET_SR_DISABLE
 If ENET switching regulator is used, this pin can float (alias to TP_). If not used, must be pulled to 3.3V ENET via 1K resistor (not provided on this page).


- PLACEMENT_NOTE=PLACE R3961 NEAR U3900
- PLACEMENT_NOTE=PLACE R3979 NEAR U3900
- PLACEMENT_NOTE=PLACE R3971 NEAR U3900
- PLACEMENT_NOTE=PLACE R3972 NEAR U3900
- PLACEMENT_NOTE=PLACE R3973 NEAR U3900
- PLACEMENT_NOTE=PLACE R3974 NEAR U3900
- PLACEMENT_NOTE=PLACE R3975 NEAR U3900
- PLACEMENT_NOTE=PLACE R3976 NEAR U3900
- PLACEMENT_NOTE=PLACE R3977 NEAR U3900
- PLACEMENT_NOTE=PLACE R3978 NEAR U3900

SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
PAGE TITLE			
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		39 OF 113	
		SHEET	
		37 OF 90	

CAESAR IV 1.2V INT.VR CMPTS




ENET Enable Generation







3.3V ENET FET

CRITICAL Q4020 NTR4101P SOT-23-HF

CAESAR IV ACTIVITY LED



CAESAR IV WAKE# ISOLATION



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
376S1092	1	NOSEPT,COMP N-/P-CH,20V,3.8/2.6A	Q4030	CRITICAL	



SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

Ethernet Support & Connector

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0


BRANCH:

PAGE: 40 OF 113

SHEET: 38 OF 90


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

SD CARD 3.3V OVERCURRENT PROTECTION CHIP




CRITICAL
516-0249

SD CARD CONNECTOR
J4100
SD-CARD-K70-K72
F-ANG-TH




SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.




SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
SD READER CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	41 OF 113
		SHEET	39 OF 90


USB CAMERA CONTROLLER




Camera/ALS/DMIC connector



SERIAL FLASH




CRYSTAL




SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
Camera Controller			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9179	D
		REVISION	
		16.0.0	
		PAGE	
		42 OF 113	
		SHEET	
		40 OF 90	


Camera Processor Reset




Camera Processor ExtBoot Cntl



PP1V8_S4_CAMERA Vreg





PP1V2_S4_CAMERA Vreg



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S3685	1	IC, ISL9021A, LDO REG, 1.8V, 250MA, DFN6	U4310	CRITICAL	


PAGE TITLE Camera Controller Support		DRAWING NUMBER 051-9179	SIZE D
Apple Inc.		REVISION 16.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 43 OF 113	SHEET 41 OF 90

HDD CONNECTORS




HDD Out-of-Band Temperature Sensing

Temperature read from SATA power connector pin 11





Notes:
Drive active: Valid signal protocol
Drive asleep: HDD drives HDD_OOB_TEMP low
Drive disconnected: Pulled high

GUMSTICK2 CONNECTOR



SATA Activity LED



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11780002	2	RES, MF, 1/20W, 0.00HM, S, 0201, SMD	C4515, C4516		SSD:Y

SYNC MASTER=D7.MLB SYNC DATE=01/19/2012


SATA Connectors

Apple Inc.


DRAWING NUMBER: 051-9179
REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 45 OF 113
SHEET: 42 OF 90




SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
EXTERNAL USB PORTS A & B			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	46 OF 113
		SHEET	43 OF 90



SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
EXTERNAL USB PORTS C & D			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designated as outputs can be left floating, those designated as inputs require pull-ups.



SYNC MASTER=D7.MLB SYNC DATE=01/19/2012


Apple Inc. SMC

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 49 OF 113 SHEET: 45 OF 90



ADC Channel Aliases

45	SMC ADC0	==	VSNS P12VG3H	49	85
45	SMC ADC1	==	ISNS P12VG3H	49	85
45	SMC ADC2	==	VSNS P12V50 GPUCORE	85	
45	SMC ADC3	==	ISNS P12V50 GPUCORE	85	
45	SMC ADC4	==	VSNS HDDS0	49	85
45	SMC ADC5	==	ISNS HDDS0	49	85
45	SMC ADC6	==	VSNS VDDOS3 DDR	50	85
45	SMC ADC7	==	ISNS VDDOS3 DDR	50	85
45	SMC ADC8	==	VSNS P12V50 GPUUCORE	85	
45	SMC ADC9	==	ISNS P12V50 GPUUCORE	85	
45	SMC ADC10	==	VSNS CPUCORE	49	85
45	SMC ADC11	==	ISNS CPUCORE	49	85
45	SMC ADC12	==	VSNS CPUVAG	49	85
45	SMC ADC13	==	ISNS CPUVAG	49	85

Unused ADC Channels

45	SMC ADC4	==	NC SMC ADC4	NO_TEST=TRUE
45	SMC ADC5	==	NC SMC ADC5	NO_TEST=TRUE
45	SMC ADC18	==	NC SMC ADC18	NO_TEST=TRUE
45	SMC ADC19	==	NC SMC ADC19	NO_TEST=TRUE
45	SMC ADC20	==	NC SMC ADC20	NO_TEST=TRUE
45	SMC ADC21	==	NC SMC ADC21	NO_TEST=TRUE
45	SMC ADC22	==	NC SMC ADC22	NO_TEST=TRUE
45	SMC ADC23	==	NC SMC ADC23	NO_TEST=TRUE


Project-specific Aliases

45	SMC PN2	==	NC SMC PN2	NO_TEST=TRUE
45	SMC PN3	==	NC SMC PN3	NO_TEST=TRUE
45	SMC PN4	==	NC SMC PN4	NO_TEST=TRUE
45	SMC PN6	==	NC SMC PN6	NO_TEST=TRUE
45	SMC PN7	==	NC SMC PN7	NO_TEST=TRUE
45	SMC PP5	==	NC SMC PP5	NO_TEST=TRUE
45	SMC PP6	==	NC SMC PP6	NO_TEST=TRUE
45	SMC PP7	==	NC SMC PP7	NO_TEST=TRUE
45	SMC DP HPD L	==	NC SMC DP HPD L	NO_TEST=TRUE
45	SMC PME S4 DARK L	==	NC SMC PME S4 DARK L	NO_TEST=TRUE
45	SMC PH3	==	RDV BKL PWM	73
45	SMC PH5	==	ACDC BURST EN L	46
45	SMC PJ3	==	SMC QOB2 TX L	42
45	SMC PJ2	==	SMC QOB2 RX L	42
45	SMC PP0	==	SMC ADCD_ID	6
45	SMC PH2	==	SMC ASSERT RTCRST	46


Unused Project-specific

45	SMC SMC 4 ASF SCL	==	NC SMBUS SMC 4 ASF SCL	NO_TEST=TRUE
45	SMC SMC 4 ASF SDA	==	NC SMBUS SMC 4 ASF SDA	NO_TEST=TRUE
45	SMC SMC 5 G3H SCL	==	NC SMBUS SMC 5 G3H SCL	NO_TEST=TRUE
45	SMC SMC 5 G3H SDA	==	NC SMBUS SMC 5 G3H SDA	NO_TEST=TRUE


Platform Thermal Control



PROCHOT Support




SMC SPI Support




SMC 32KHz Clock




SMC Crystal



Arch Pull Up/Down




Serial/JTAG Interface Pull-ups




SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
SMC Support			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY:		REVISION	16.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	50 OF 113
II NOT TO REPRODUCE OR COPY IT		SHEET	46 OF 90
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


SPI BootROM




LPC+SPI Connector



SPI Series Termination




SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
PAGE TITLE SPI and Debug Connector			
DRAWING NUMBER 051-9179		SIZE D	
REVISION 16.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 51 OF 113		SHEET 47 OF 90	




SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	52 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

12V G3H AC/DC lowside sense (System total)




HDD S0 Highside sense for HDD




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S3597	1	INA216A4 200V/V Current Sense	U5320	

CPU Core Voltage sense and IMON amp (VC0C, IC0C)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0312	1	RES,MTL FILM,1/16W,9.31K,0402	R5364	SNS_CPUCORE:3PHASE
114S0345	1	RES,MTL FILM,1/16W,21K,0402	R5364	SNS_CPUCORE:4PHASE

CPU AXG Voltage sense and IMON amp (VC0G, IC0G)



SYNC MASTER=D7.MLB SYNC DATE=01/10/2012

I and V Sense (Production)

Apple Inc. DRAWING NUMBER: 051-9179 SIZE: D
REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 53 OF 113
SHEET: 49 OF 90

D

C

B

A


D

C

B


A

SSD S0 Highside sense for SSD



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0080	2	CAP, 0.22UF, 402	C5422, C5425	SSD:Y
116S0004	2	RES, 0 OHM, 402	C5422, C5425	SSD:N

VDDQ S3 VDDQ lowside sense for SO-DIMM modules



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0080	2	CAP, 0.22UF, 402	C5441, C5445	SNS_VDDQS3_DDR:Y
116S0004	2	RES, 0 OHM, 402	C5441, C5445	SNS_VDDQS3_DDR:N

SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

I and V Sense (Development)

Apple Inc.

051-9179 D

16.0.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

54 OF 113


50 OF 90

Temperature Sensor T1: Production Bound



GPU Proximity



AC/DC Diode on supply



CPU Proximity




Note:
Internal sensor of the EMC 1414 will be used as the ambient sensor. Place U5500 at the coolest location on the MLB.


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode

Temperature Sensor T2: Development Only



SO-DIMM Proximity




BLC Proximity



Skin



Temperature Sensor T3: LCD Remote Sensor (Dev4Now)



SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
Temperature Sensors			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	55 OF 113
		SHEET	51 OF 90


SMC Fan 0 (System)

Note:

The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q5610 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q5610 is at common and the SMC sinks current when Q5610 is on.

This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.

Otherwise, this is simply a pass-FET.




SMC Fan 1 (Unused)




D
C
B
A

D
C
B
A

SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
System Fan			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		56 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		52 OF 90	
IV ALL RIGHTS RESERVED			



APPLE P/N 353S2456
4.5V POWER SUPPLY FOR CODEC



PLACE XW6110 BENEATH U6101, BETWEEN PINS 2 & 5

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
127S0134	127S0111		C6113	THAILAND ALTERNATE

SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

AUDIO: CODEC/REGULATORS


Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 61 OF 113 SHEET: 53 OF 90



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
127S0135	127S0120		C6261	THAILAND ALTERNATE
127S0135	127S0120		C6263	THAILAND ALTERNATE
127S0135	127S0120		C6271	THAILAND ALTERNATE
127S0135	127S0120		C6273	THAILAND ALTERNATE

SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

AUDIO: HEADPHONE AMP

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D



REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 62 OF 113 SHEET: 54 OF 90

LEFT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HPF, WOOFERS = ~18 HZ (0.22 UF)




EDGE RATE CONTROL ON OFF
GAIN +9 DB +12 DB +15 DB +18 DB +24 DB
R6304 0 OHM NOSTUFF
R6305 NOSTUFF 0 OHM
AUD_RAMP_MONO NET: HIGH = MONO OPERATION LOW = STEREO OPERATION
R6306 NOSTUFF 0 OHM
R6307 NOSTUFF 0 OHM
NOSTUFF 47 KOHM
NOSTUFF




SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
AUDIO: LEFT SPKR AMP			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	63 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	55 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

RIGHT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HPF, WOOFERS = ~18 HZ (0.22 UF)



EDGE RATE CONTROL	R6404	R6405	AUD_RAMP_MONO NET:	GAIN	R6406	R6407
ON	0 OHM	NOSTUFF	HIGH = MONO OPERATION	+9 DB	NOSTUFF	0 OHM
OFF	NOSTUFF	0 OHM	LOW = STEREO OPERATION	+12 DB	NOSTUFF	NOSTUFF
				+15 DB	0 OHM	NOSTUFF
				+18 DB	NOSTUFF	47 KOHM
				+24 DB	47 KOHM	NOSTUFF



SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
AUDIO: RIGHT SPKR AMP			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	64 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

MIKEY RECEIVER CKT



WRITE: 0X72 READ: 0X73 APN 353S2640

I2C ADDRESSES

MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76

AUDIO JACK: HP CONNECTOR WITH MIKEY
PLACE XWS 6500 & 6501 AT J6500 PINS

PORT B LEFT(HEADSET MIC)
HP=80HZ, LP=10.63KHZ
MIKEY 1A
APN:353S2640
MIKEY ADDRESS: WRITE=72H, READ=73H



AUDIO: Jack, Mikey, CHS Switch	
Apple Inc.	DRAWING NUMBER 051-9179
REVISION 16.0.0	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 65 OF 113	SHEET 57 OF 90

8

7

6

5

4

3



2

1

SPEAKER CABLE CONNECTORS

APPLE P/N 998-4119

APPLE P/N 998-4119



D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1



SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
PAGE TITLE Audio: Spkr/Mic Conn.			
DRAWING NUMBER 051-9179		SIZE D	
REVISION 16.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 66 OF 113	
		SHEET 58 OF 90	

IPHS HS Detect Debounce CKT





AUDIO CONNECTOR DETECT STATES

	NOTHING	SPDIF	HEADPHONE
AUD_J1_TTYPEDET_R	1	1	0
AUD_J1_TIPDET_R	0	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV



LI Insert Detect (DETECT A)



SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
PAGE TITLE AUDIO: Detects/Grounding			
Apple Inc.		DRAWING NUMBER 051-9179	SIZE D
		REVISION 16.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 67 OF 113	SHEET 59 OF 90

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	MAC SHDN	WIN SHDN	DET ASSIGNMENT
HP/LINE OUT	0X03 (3)	0X03 (3)	0X0A (10,D)	GPIO_2	GPIO_2	0X0A (DET D)
PRIMARY SPKRS (WFR)	0X04 (4)	0X04 (4)	0X0B (11)	MICBIAS	GPIO_3	N/A
SECONDARY SPKRS (TWT)	0X03 (3)	0X03 (3)	0X0A (10,V24)	MICBIAS	N/A	N/A
SPDIF OUT	N/A	0X08 (8)	0x10 (16)	N/A	N/A	0X0D (DET B)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
SPDIF IN	0X07 (7)	0x0F (15)	N/A	0X09 (DET A)
INTERNAL MIC ARRAY	0X05 (5)	0X0E (14, LEFT & RIGHT)	N/A	N/A
EXTERNAL MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	PANTHER POINT GPIO 16	PANTHER POINT GPIO 5 (RCVR INT) PANTHER POINT GPIO 3 (PERIPH DET)

OTHER DETECT

FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
MULTIPLE SPKR VENDORS	N/A	N/A	N/A	0X0C (DET C)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	0.1 MM	?
SPKROUT	*	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIODIFF	*	Y	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
SPKROUTDIFF	*	Y	0.6 MM	0.25 MM	10 MM	0.2 MM	0.2 MM


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIODIFF	*	AUDIODIFF
SPKROUTDIFF	*	SPKROUTDIFF

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
---------------------------	----------	---------	----------

R6810	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LO1_E_P	53 54 55
R6811	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LO1_E_N	53 54 55
R6812	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LO1_E_C_P	54
R6813	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LO1_E_C_N	54
R6814	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LO1_E_P	53 54 56
R6815	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LO1_E_N	53 54 56
R6816	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LO1_E_C_P	54
R6817	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LO1_E_C_N	54
R6818	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LO2_E_P	53 55
R6819	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LO2_E_N	53 55
R6820	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LO2_E_P	53 56
R6821	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LO2_E_N	53 56
R6822	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_L1INC_P	56
R6823	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_L1INC_N	56
R6824	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_R1INC_P	56
R6825	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_R1INC_N	56
R6826	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_L1N_P	56
R6827	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_L1N_N	56
R6828	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_R1N_P	56
R6829	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_RAMP_R1N_N	56
R6830	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_L1INC_P	55
R6831	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_L1INC_N	55
R6832	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_R1INC_P	55
R6833	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_R1INC_N	55
R6834	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_L1N_P	55
R6835	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_L1N_N	55
R6836	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_R1N_P	55
R6837	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_LAMP_R1N_N	55

R6838	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	MAX97220_INL_P	54
R6839	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	MAX97220_INL_N	54
R6840	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	MAX97220_INR_P	54
R6841	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	MAX97220_INR_N	54
R6842	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_RMPR_OUT_P	56 58
R6843	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_RMPR_OUT_N	56 58
R6844	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_RTWT_OUT_P	56 58
R6845	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_RTWT_OUT_N	56 58
R6846	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_LMPF_OUT_P	55 58
R6847	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_LMPF_OUT_N	55 58
R6848	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_LTWT_OUT_P	55 58
R6849	SPKROUT DIFFPAIR	SPKROUTDIFF	SPKROUT	AUD_SPKR_LTWT_OUT_N	55 58

R6850	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_MIC_INL_P	53 57
R6851	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_MIC_INL_N	53 57
R6852	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_HS_MIC_RC_P	57
R6853	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_HS_MIC_RC_N	57
R6854	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_HS_MIC_P	57
R6855	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_HS_MIC_N	57
R6856	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_J1_MIC_P	57
R6857	AUDIO DIFFPAIR	AUDIODIFF	AUDIO	AUD_J1_MIC_N	57



SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

AUDIO: Speaker ID

Apple Inc.


DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0



NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 68 OF 113
 SHEET: 60 OF 90


S5 Soft Enable




S0 Enables






S4 Enables




S4 USB Enable



S3 VDDQ Enable



CPU/PCH Sequencing



Rail definitions

Platform: All processor non-Core and non-Graphics (5 V, 3.3 V, 1.8 V 1.5 V, PCH Core/PLL/VRM)
Uncore: VccSA, VDDQ, VccA (1.8 V), VccIO (VccSA, VccA, and VccIO must ramp within 50 ms of each other)


Notes on sequencing requirements

- Intel:
- No hard specification on platform rails
 - SMC guarantees timing on PCH DPWROK and PWROK
- NVIDIA:
- 3V3_S0 must ramp first
 - IFPA/B_IOVDD (1.8 V) can ramp simultaneously or after 3V3_S0 (unused)
 - NVDD (GPU_CORE) must ramp after IFPA/B_IOVDD
 - VDDQ must ramp after CPU_CORE
 - PEX_VDD with IFPC/D/E/F_IOVDD (1.05V) must ramp after VDDQ
 - All rails must reach their target voltages in more than 40 us


SYNC MASTER=D71 INTEG		SYNC DATE=N/A	
PM Regulator Enables			
DRAWING NUMBER		051-9179	
REVISION		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		69 OF 113	
SHEET		61 OF 90	

Platform and UnCore Power Good Derive SMC ALL_SYS_PWRGD

Note: GPU power goods are implicitly included because the power goods for VDDQ, DPVDDC, and GPU Core are wired-or together



PCH Power Goods



Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:

The iMac K70K72 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:


- Power on:
 - Asserted at least 10 ms after all suspend well power is valid
- Power off or loss of AC:
 - Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
 - to allow PCH to switch suspend well to battery without excessive loading

Primary method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation.

SMC de-asserts RSMRST# (PM_DSX_PWRGD) when S5_PWRGD input is asserted and SMC_S5_PWRGD_VIN input is above comparator input level of 1.5 V.


SMC asserts RSMRST# (PM_DSX_PWRGD) when SMC_S5_PWRGD_VIN input drops from 1.8 V to 1.5 V (as implemented) when 12 V S5 rail drops to 10 V.



Secondary method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSX_PWRGD.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.




SYNC MASTER=D71 INTEG		SYNC DATE=N/A	
PAGE TITLE PM Power Good			
DRAWING NUMBER 051-9179		SIZE D	
REVISION 16.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 70 OF 113		SHEET 62 OF 90	

CPU Core S0 Regulator

Max avg current: ? A (design) / 41.05 A (budget)
 Max peak current: ? A (design) / 75.05 A (budget)
 OC trip point: ? A (nom) / ? A (min)
 Switching freq: 290 kHz


Core compensation and feedback




CPU AXG S0 Regulator

Max avg current: ? A (design) / 10 A (budget)
 Max peak current: ? A (design) / 30 A (budget)
 OC trip point: ? A (nom) / ? A (min)
 Switching freq: 290 kHz


AXG compensation and feedback




Core voltage sense input




Core IMON output




Core temp measurement




AXG voltage sense input




AXG IMON output




AXG temp measurement







Pull-ups 1




PP5V S0 REG CPUCORE S0




Pull-ups 2




Straps 1




Straps 2



Power goods



VRHot to ProcHot



SYNC MASTER=D7 MLB SYNC DATE=01/19/2012

VReg CPU Core/AXG Cntl

Apple Inc.

DRAWING NUMBER: 051-9179 D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


PAGE: 71 OF 113

SHEET: 63 OF 90



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1733	2	IC, ISL6612, FET DRV, DFN10, LF	U7230, U7250	CRITICAL	CPUCOREDRV: ISL6612


SYNC MASTER=D7.MLB SYNC DATE=01/19/2012
VReg CPU Core Phases
 Apple Inc.
 DRAWING NUMBER: 051-9179 SIZE: D
 REVISION: 16.0.0
 BRANCH:
 PAGE: 72 OF 113
 SHEET: 64 OF 90
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
VReg CPU AXG Phases			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	73 OF 113
		SHEET	65 OF 90

CPU VccIO/PCH (1.05V) S0 Regulator


Max avg current: ? A (design)/ 14.38 A (budget)
 Max peak current: ? A (design)/ 18.38 A (budget)
 OC trip point: ? A (min)/? A (max)
 Switching freq: 500 kHz



SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
PAGE TITLE VReg CPU/PCH 1.05V S0			
Apple Inc.		DRAWING NUMBER 051-9179	SIZE D
		REVISION 16.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 74 OF 113	SHEET 66 OF 90

CPU VccSA (0.925V) S0 Regulator

Max avg current: ? A (design) / 1.51 A (budget)
 Max peak current: ? A (design) / 8.76 A (budget)
 OC trip point: ? A (min) / ? A (max)
 Switching freq: 500 kHz




SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
PAGE TITLE			
VReg CPU VccSA S0			
DRAWING NUMBER		SIZE	
051-9179		D	
REVISION		BRANCH	
16.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
75 OF 113		67 OF 90	

3.3V S5 Regulator

Max avg current: 6 A (design)/ 4.85 A (budget)
 Max peak current: ? A (design)/ 6.6 A (budget)
 OC trip point: ? A (nom)/? A (min)
 Switching freq: 350 kHz

5V S4 Regulator

Max avg current: 10 A (design)/ 6.08 A (budget)
 Max peak current: ? A (design)/ 6.9 A (budget)
 OC trip point: ? A (nom)/? A (min)
 Switching freq: 350 kHz



SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

VReg 3.3V S5/5V S4

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

BRANCH:


PAGE: 76 OF 113

SHEET: 68 OF 90

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


VDDQ (1.5V) S3 Regulator

Max avg current: ? A (design)/ 8 A (budget)
 Max peak current: ? A (design)/ 17.8 A (budget)
 OC trip point: ? A (nom)/? A (min)
 Switching freq: 400 kHz



1.8V S0 Regulator

Max avg current: 3 A (design)/ 0.61 A (budget)
 Max peak current: ? A (design)/ 1.83 A (budget)
 OC trip point: ? A (nom)/? A (min)
 Switching freq: ? kHz



PAGE TITLE		DRAWING NUMBER		SIZE
VReg VDDQ and 1.8V S0		051-9179		D
Apple Inc.		REVISION		16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		77 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		69 OF 90
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

D

D

C

C

B


B

A

A


3.425V "G3Hot" Regulator

Max avg current: ? A (design)/ 0 A (budget)
 Max peak current: ? A (design)/ 0.06 A (budget)
 Switching freq: ? kHz



12V S5 FET


Max avg current: 7.03 A (budget)
 Max peak current: 9.69 A (budget)



SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
PAGE TITLE: VReg G3Hot			
DRAWING NUMBER: 051-9179		SIZE: D	
REVISION: 16.0.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE: 78 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET: 70 OF 90	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


3.3V S4 FET

Max avg current: 0.85 A (budget)
Max peak current: 1.48 A (budget)




3.3V S0 FET

Max avg current: 1.7 A (budget)
Max peak current: 1.82 A (budget)



3V3 S0 SSD

Max avg current: 2.12 A (budget)
Max peak current: 3.03 A (budget)




5V S0 FET


Max avg current: 1.26 A (budget)
Max peak current: 2.08 A (budget)

5V HDD FET

Max avg current: ? A (budget)
Max peak current: ? A (budget)




5V / 3V3 S0 PGOODs




1.5V S0 FET

Max avg current: 1.27 A (budget)
Max peak current: 4.8 A (budget)



12V S0 FET

Max avg current: 14.3 A (budget)
Max peak current: 23 A (budget)



PAGE TITLE		SYNC DATE=01/19/2012	
FET-Controlled S0 and S4		DRAWING NUMBER	051-9179
Apple Inc.		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	79 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

D

C

C


B

B


A

A

Internal DP Connector



Backlight Control






SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
Internal DP Support			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		91 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		72 OF 90	
IV ALL RIGHTS RESERVED			

TP to DP aliases

34	TP_DP_TBTSRC_ML_CP<0>	==	DP_TBTSRC_ML_P<0>	73 89
34	TP_DP_TBTSRC_ML_CN<0>	==	DP_TBTSRC_ML_N<0>	73 89
34	TP_DP_TBTSRC_ML_CP<1>	==	DP_TBTSRC_ML_P<1>	73 89
34	TP_DP_TBTSRC_ML_CN<1>	==	DP_TBTSRC_ML_N<1>	73 89
34	TP_DP_TBTSRC_AUXCH_CP	==	DP_TBTSRC_AUXCH_P	73 89
34	TP_DP_TBTSRC_AUXCH_CN	==	DP_TBTSRC_AUXCH_N	73 89


NC aliases


34	TP_DP_TBTSRC_ML_CP<2>	==	NC_DP_TBTSRC_ML_P<2>	73 89
34	TP_DP_TBTSRC_ML_CN<2>	==	NC_DP_TBTSRC_ML_N<2>	73 89
34	TP_DP_TBTSRC_ML_CP<3>	==	NC_DP_TBTSRC_ML_P<3>	73 89
34	TP_DP_TBTSRC_ML_CN<3>	==	NC_DP_TBTSRC_ML_N<3>	73 89
8	DP_INT_EG_ML_P<2>	==	NC_DP_INT_EG_ML_P<2>	73 89
8	DP_INT_EG_ML_N<2>	==	NC_DP_INT_EG_ML_N<2>	73 89
8	DP_INT_EG_ML_P<3>	==	NC_DP_INT_EG_ML_P<3>	73 89
8	DP_INT_EG_ML_N<3>	==	NC_DP_INT_EG_ML_N<3>	73 89



SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
Internal DP MUXing			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		92 OF 113	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		73 OF 90	

Dual-Port Host DDC Crossbar




SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
PAGE TITLE			
TBT DDC Crossbar			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		93 OF 113	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		74 OF 90	

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.


	Nominal	Min	Max
IV3P3	1100mA	1030mA	1200mA
IHVS0	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHVS3	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7W)



For 12V systems:


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R9410,R9413		TBTHV:P12V
114S0338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R9411,R9414		TBTHV:P12V

	Nominal	Min	Max
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)




NOTE: Polarity Swapped for layout!

NOTE: Polarity Swapped for layout!



Thunderbolt Connector A



DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).


Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	94 OF 113
		SHEET	75 OF 90

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.


	Nominal	Min	Max
IV3P3	1100mA	1030mA	1200mA
IHV50	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHV53	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7V)



For 12V systems:


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R9610,R9613		TBTHV:P12V
114S0338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R9611,R9614		TBTHV:P12V

	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)




NOTE: Polarity Swapped for Layout!

NOTE: Polarity Swapped for Layout!



Thunderbolt Connector B



NOTE: Polarity Swapped for Layout!

DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=D7 MLB SYNC DATE=01/19/2012

Thunderbolt Connector B


Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 96 OF 113 SHEET: 76 OF 90



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0745	138S0743		BLC_CAP	BLC Output Cap

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S1592	152S1591		L9700	BLC Switch Inductor
371S0648	371S0694		D9700	BLC Switch Diode

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1054	376S1022		Q9700	BLC Switch FET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S3665	1	IC,LP8561,LED BKLTT CTRLR,LLP24,80	U9700	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1071	376S1073		ALL	Short Protection FET

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0845	376S1067		Q9702	BLC Inrush FET

SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

LCD Backlight Driver (LP8545)

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 97 OF 113
 SHEET: 77 OF 90

K70 Board Specific Physical and Spacing Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	*	Y	0.215 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	TOP, BOTTOM	Y	0.215 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	*	Y	0.170 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	*	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	0.138 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP, BOTTOM	Y	0.138 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.110 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	Y	0.180 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM
68_OHM_DIFF	TOP, BOTTOM	Y	0.180 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.135 MM	0.085 MM	=STANDARD	0.160 MM	0.1 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD	0.160 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.089 MM	0.085 MM	=STANDARD	0.220 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.085 MM	=STANDARD	0.220 MM	0.1 MM

General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	*	0.076 MM	?
1X_DIELECTRIC	TOP, BOTTOM	0.071 MM	?

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100


BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

Board Stack-up

Finished board thickness: 1.58 mm

-----	Top	Signal	0.5 oz (Cu plated)
=====		Prepreg	0.071 mm
-----	2	Plane	1 oz
=====		Prepreg	0.076 mm
-----	3	Signal	0.5 oz
=====		Prepreg	0.435 mm
-----	4	Plane	1 oz
=====		Core	0.127 mm
-----	5	Plane	1 oz
=====		Prepreg	0.435 mm
-----	6	Signal	0.5 oz
=====		Prepreg	0.076 mm
-----	2	Plane	1 oz
=====		Prepreg	0.071 mm
-----	Btm	Signal	0.5 oz (Cu plated)

SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
K70 Rule Definitions			
 Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	100 OF 113
		SHEET	78 OF 90

DDR3

DDR3-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DDR_34S, DDR_39S, DDR_42S, DDR_42S_D, DDR_50S, DDR_68D.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes POWER_DDR_P4MM.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include POWER_DDR, DDR_CLK_PHY, DDR_CTRL_PHY, DDR_CMD_PHY, DDR_DQ_PHY, DDR_DQS_PHY.

DDR3 Power-specific Spacing Definitions

Table with 5 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes POWER_DDR.

Minimum diff spacing is 4 mil Table 3-5, Intel Doc# 473718

DDR3

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Contains Channel A and Channel B sections with various rule IDs and constraints.

DDR3-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DDR_CLK_ISO, DDR_CTRL_ISO, DDR_CTRL2CTRL, DDR_CMD_ISO, DDR_CMD2CMD, DDR_DATA_ISO, DDR_DQ2DQ, DDR_DQ2DQS, DDR_BL2BL, DDR_CH2CH.

Main Segment Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table with 5 columns: Table, Trace, Design, Iso, Design, Comments. Contains spacing rules for CLK, DQ, DQS, and channel constraints.

Constraints

Clocks: CK[3:0], CK# [3:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes DDR_CLK.

Control: CS#[3:0], CKE[3:0], ODT[3:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include DDR_CTRL, DDR_CTRL2CTRL.

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include DDR_CMD, DDR_CMD2CMD.

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include DDR_A_DQ_BYTE*, DDR_A_DQS*, DDR_B_DQ_BYTE*, DDR_B_DQS*, DDR_A_DQ_BYTE*, DDR_A_DQS*, DDR_B_DQ_BYTE*, DDR_B_DQS*, DDR_A_*, DDR_B_*

See Note (3)

See Note (1)

See Note (3)

See Note (1)

See Note (2)

Note (1):

Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):

Intel suggests 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3):

In order for the constraints DDR*_DQ_BYTE* to =SAME to win out over DDR_{A,B}_DQ_BYTE* to DDR_{A,B}_DQ_BYTE* so that the small intra-bytelane spacing is used, the spacing rule DDR_DQ2DQ must have a weight greater than DDR_BL2BL.

Apple Inc. logo and title block containing drawing information: SYNC MASTER=D7 MLB, SYNC DATE=01/19/2012, DRAWING NUMBER 051-9179, REVISION 16.0.0, PAGE 101 OF 113, SHEET 79 OF 90.

PCI Express/DMI

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
PCI_E_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
PCI_E_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
PCI_E_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
PCI_E_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_E3_PHY	*	PCI_E_80D
CLK_PCI_E_PHY	*	PCI_E_90D
COMP_PCI_E_PHY	*	PCI_E_COMP

PCIe and DMI Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
4-5	50	50	15	15.75	PCIe. Impedance inferred from Table 4-7.
4-7	50	50	8	15.75	DMI. Numbers based on Intel stack-up.

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI_E_ISO	*	=5:1_SPACING	?
COMP_PCI_E_ISO	*	=4:1_SPACING	?

Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCI_E	*	*	CLK_PCI_E_ISO
COMP_PCI_E	*	*	COMP_PCI_E_ISO
PEG_R2D	PEG_R2D	*	PEG_SAME_DIR
PEG_D2R	PEG_D2R	*	PEG_SAME_DIR
PEG_D2R	PEG_R2D	*	PEG_ALT_DIR
PEG_D2R	*	*	PEG_ISO
PEG_R2D	*	*	PEG_ISO

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PEG_SAME_DIR	*	=3.5X_DIELECTRIC	?
PEG_ALT_DIR	*	=7X_DIELECTRIC	?
PEG_ISO	*	=4:1_SPACING	?

PEG Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
4.2.1	80	80	16	15.75	PCIe Gen3. Allow looser spacing for same direction on stripline per Anil

PCIe (CPU)

Electrical Constraint Set	Physical	Spacing
x16 Graphics		
ESD0	PCIE3_BHV	PEG_R2D P<15>
ESD0	PCIE3_BHV	PEG_R2D N<15>
ESD0	PCIE3_BHV	PEG_R2D C P<15>
ESD0	PCIE3_BHV	PEG_R2D C N<15>
ESD0	PCIE3_BHV	PEG_D2R P<15>
ESD0	PCIE3_BHV	PEG_D2R N<15>
ESD0	PCIE3_BHV	PEG_D2R C P<15>
ESD0	PCIE3_BHV	PEG_D2R C N<15>
ESD0	PCIE3_BHV	PEG_R2D P<14>
ESD0	PCIE3_BHV	PEG_R2D N<14>
ESD0	PCIE3_BHV	PEG_R2D C P<14>
ESD0	PCIE3_BHV	PEG_R2D C N<14>
ESD0	PCIE3_BHV	PEG_D2R P<14>
ESD0	PCIE3_BHV	PEG_D2R N<14>
ESD0	PCIE3_BHV	PEG_D2R C P<14>
ESD0	PCIE3_BHV	PEG_D2R C N<14>
ESD0	PCIE3_BHV	PEG_R2D P<13>
ESD0	PCIE3_BHV	PEG_R2D N<13>
ESD0	PCIE3_BHV	PEG_R2D C P<13>
ESD0	PCIE3_BHV	PEG_R2D C N<13>
ESD0	PCIE3_BHV	PEG_D2R P<13>
ESD0	PCIE3_BHV	PEG_D2R N<13>
ESD0	PCIE3_BHV	PEG_D2R C P<13>
ESD0	PCIE3_BHV	PEG_D2R C N<13>
ESD0	PCIE3_BHV	PEG_R2D P<12>
ESD0	PCIE3_BHV	PEG_R2D N<12>
ESD0	PCIE3_BHV	PEG_R2D C P<12>
ESD0	PCIE3_BHV	PEG_R2D C N<12>
ESD0	PCIE3_BHV	PEG_D2R P<12>
ESD0	PCIE3_BHV	PEG_D2R N<12>
ESD0	PCIE3_BHV	PEG_D2R C P<12>
ESD0	PCIE3_BHV	PEG_D2R C N<12>
ESD0	PCIE3_BHV	PEG_R2D P<11>
ESD0	PCIE3_BHV	PEG_R2D N<11>
ESD0	PCIE3_BHV	PEG_R2D C P<11>
ESD0	PCIE3_BHV	PEG_R2D C N<11>
ESD0	PCIE3_BHV	PEG_D2R P<11>
ESD0	PCIE3_BHV	PEG_D2R N<11>
ESD0	PCIE3_BHV	PEG_D2R C P<11>
ESD0	PCIE3_BHV	PEG_D2R C N<11>
ESD0	PCIE3_BHV	PEG_R2D P<10>
ESD0	PCIE3_BHV	PEG_R2D N<10>
ESD0	PCIE3_BHV	PEG_R2D C P<10>
ESD0	PCIE3_BHV	PEG_R2D C N<10>
ESD0	PCIE3_BHV	PEG_D2R P<10>
ESD0	PCIE3_BHV	PEG_D2R N<10>
ESD0	PCIE3_BHV	PEG_D2R C P<10>
ESD0	PCIE3_BHV	PEG_D2R C N<10>
ESD0	PCIE3_BHV	PEG_R2D P<9>
ESD0	PCIE3_BHV	PEG_R2D N<9>
ESD0	PCIE3_BHV	PEG_R2D C P<9>
ESD0	PCIE3_BHV	PEG_R2D C N<9>
ESD0	PCIE3_BHV	PEG_D2R P<9>
ESD0	PCIE3_BHV	PEG_D2R N<9>
ESD0	PCIE3_BHV	PEG_D2R C P<9>
ESD0	PCIE3_BHV	PEG_D2R C N<9>
ESD0	PCIE3_BHV	PEG_R2D P<8>
ESD0	PCIE3_BHV	PEG_R2D N<8>
ESD0	PCIE3_BHV	PEG_R2D C P<8>
ESD0	PCIE3_BHV	PEG_R2D C N<8>
ESD0	PCIE3_BHV	PEG_D2R P<8>
ESD0	PCIE3_BHV	PEG_D2R N<8>
ESD0	PCIE3_BHV	PEG_D2R C P<8>
ESD0	PCIE3_BHV	PEG_D2R C N<8>

PCIe (CPU)

Electrical Constraint Set	Physical	Spacing
x16 Graphics		
ESD0	PCIE3_BHV	PEG_R2D P<7>
ESD0	PCIE3_BHV	PEG_R2D N<7>
ESD0	PCIE3_BHV	PEG_R2D C P<7>
ESD0	PCIE3_BHV	PEG_R2D C N<7>
ESD0	PCIE3_BHV	PEG_D2R P<7>
ESD0	PCIE3_BHV	PEG_D2R N<7>
ESD0	PCIE3_BHV	PEG_D2R C P<7>
ESD0	PCIE3_BHV	PEG_D2R C N<7>
ESD0	PCIE3_BHV	PEG_R2D P<6>
ESD0	PCIE3_BHV	PEG_R2D N<6>
ESD0	PCIE3_BHV	PEG_R2D C P<6>
ESD0	PCIE3_BHV	PEG_R2D C N<6>
ESD0	PCIE3_BHV	PEG_D2R P<6>
ESD0	PCIE3_BHV	PEG_D2R N<6>
ESD0	PCIE3_BHV	PEG_D2R C P<6>
ESD0	PCIE3_BHV	PEG_D2R C N<6>
ESD0	PCIE3_BHV	PEG_R2D P<5>
ESD0	PCIE3_BHV	PEG_R2D N<5>
ESD0	PCIE3_BHV	PEG_R2D C P<5>
ESD0	PCIE3_BHV	PEG_R2D C N<5>
ESD0	PCIE3_BHV	PEG_D2R P<5>
ESD0	PCIE3_BHV	PEG_D2R N<5>
ESD0	PCIE3_BHV	PEG_D2R C P<5>
ESD0	PCIE3_BHV	PEG_D2R C N<5>
ESD0	PCIE3_BHV	PEG_R2D P<4>
ESD0	PCIE3_BHV	PEG_R2D N<4>
ESD0	PCIE3_BHV	PEG_R2D C P<4>
ESD0	PCIE3_BHV	PEG_R2D C N<4>
ESD0	PCIE3_BHV	PEG_D2R P<4>
ESD0	PCIE3_BHV	PEG_D2R N<4>
ESD0	PCIE3_BHV	PEG_D2R C P<4>
ESD0	PCIE3_BHV	PEG_D2R C N<4>
ESD0	PCIE3_BHV	PEG_R2D P<3>
ESD0	PCIE3_BHV	PEG_R2D N<3>
ESD0	PCIE3_BHV	PEG_R2D C P<3>
ESD0	PCIE3_BHV	PEG_R2D C N<3>
ESD0	PCIE3_BHV	PEG_D2R P<3>
ESD0	PCIE3_BHV	PEG_D2R N<3>
ESD0	PCIE3_BHV	PEG_D2R C P<3>
ESD0	PCIE3_BHV	PEG_D2R C N<3>
ESD0	PCIE3_BHV	PEG_R2D P<2>
ESD0	PCIE3_BHV	PEG_R2D N<2>
ESD0	PCIE3_BHV	PEG_R2D C P<2>
ESD0	PCIE3_BHV	PEG_R2D C N<2>
ESD0	PCIE3_BHV	PEG_D2R P<2>
ESD0	PCIE3_BHV	PEG_D2R N<2>
ESD0	PCIE3_BHV	PEG_D2R C P<2>
ESD0	PCIE3_BHV	PEG_D2R C N<2>
ESD0	PCIE3_BHV	PEG_R2D P<1>
ESD0	PCIE3_BHV	PEG_R2D N<1>
ESD0	PCIE3_BHV	PEG_R2D C P<1>
ESD0	PCIE3_BHV	PEG_R2D C N<1>
ESD0	PCIE3_BHV	PEG_D2R P<1>
ESD0	PCIE3_BHV	PEG_D2R N<1>
ESD0	PCIE3_BHV	PEG_D2R C P<1>
ESD0	PCIE3_BHV	PEG_D2R C N<1>
ESD0	PCIE3_BHV	PEG_R2D P<0>
ESD0	PCIE3_BHV	PEG_R2D N<0>
ESD0	PCIE3_BHV	PEG_R2D C P<0>
ESD0	PCIE3_BHV	PEG_R2D C N<0>
ESD0	PCIE3_BHV	PEG_D2R P<0>
ESD0	PCIE3_BHV	PEG_D2R N<0>
ESD0	PCIE3_BHV	PEG_D2R C P<0>
ESD0	PCIE3_BHV	PEG_D2R C N<0>
CPU PCIe Clocks		
ESD0	CLK_PCIE_BHV	CLK_PCIE PEG_CLK100M P 9 18
ESD0	CLK_PCIE_BHV	CLK_PCIE PEG_CLK100M N 9 18
CPU PCIe Compensation		
ESD0	COMP_PCIE_BHV	COMP_PCIE CPU_PEG_COMP 10

SYNC MASTER=D7 MLB SYNC DATE=01/19/2012

CPU PCIe Constraints

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 102 OF 113 SHEET: 80 OF 90

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D
COMP_DMI_PHY	*	50_OHM_SE

PCie-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=7X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

SSD x2 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_SSD_R2D	PCIE_SSD_R2D	*	PCIE_SAME_DIR
PCIE_SSD_D2R	PCIE_SSD_D2R	*	PCIE_SAME_DIR
PCIE_SSD_D2R	PCIE_SSD_R2D	*	PCIE_ALT_DIR
PCIE_SSD_D2R	*	*	PCIE_ISO
PCIE_SSD_R2D	*	*	PCIE_ISO

PCH x1 PCIE Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

DMI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
DMI_SAME_DIR	*	=4X_DIELECTRIC	?
DMI_ALT_DIR	*	=5X_DIELECTRIC	?
DMI_ISO	*	=4X_DIELECTRIC	?

DMI x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_SAME_DIR
DMI_S2N	DMI_S2N	*	DMI_SAME_DIR
DMI_N2S	DMI_S2N	*	DMI_ALT_DIR
DMI_N2S	*	*	DMI_ISO
DMI_S2N	*	*	DMI_ISO

PCie (PCH)

Electrical Constraint Set	Physical	Spacing	
x4 Thunderbolt			
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D P<3..0> 34
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D N<3..0> 34
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D C P<3..0> 18 34
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D C N<3..0> 18 34
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R P<3..0> 18 34
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R N<3..0> 18 34
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R C P<3..0> 34
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R C N<3..0> 34
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_TBT_P 18 34
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_TBT_N 18 34
x2 SSD			
ERR0	PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D P<1> 42
ERR0	PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D N<1> 42
ERR0	PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D C P<1> 18 42
ERR0	PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D C N<1> 18 42
ERR0	PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R P<1> 18 42
ERR0	PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R N<1> 18 42
ERR0	PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R C P<1> 42
ERR0	PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R C N<1> 42
ERR0	PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D P<0> 42
ERR0	PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D N<0> 42
ERR0	PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D C P<0> 18 42
ERR0	PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D C N<0> 18 42
ERR0	PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R P<0> 18 42
ERR0	PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R N<0> 18 42
ERR0	PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R C P<0> 42
ERR0	PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R C N<0> 42
ERR0	PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_SSD_P 18 42
ERR0	PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_SSD_N 18 42
x1 AirPort			
ERR0	PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE_AP_R2D_P 33
ERR0	PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE_AP_R2D_N 33
ERR0	PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE_AP_R2D C P 18 33
ERR0	PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE_AP_R2D C N 18 33
ERR0	PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE_AP_D2R_P 18 33
ERR0	PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE_AP_D2R_N 18 33
ERR0	PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE_AP_D2R C P 18 33
ERR0	PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE_AP_D2R C N 18 33
ERR0	PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_AP_P 18 33
ERR0	PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_AP_N 18 33
x1 Caesar IV			
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_ENET_R2D_P 37
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_ENET_R2D_N 37
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_ENET_R2D C P 18 37
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_ENET_R2D C N 18 37
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_ENET_D2R_P 18 37
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_ENET_D2R_N 18 37
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_ENET_D2R C P 37
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_ENET_D2R C N 37
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_ENET_P 18 37
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_ENET_N 18 37

DMI

Electrical Constraint Set	Physical	Spacing	
DMI			
ERR0	DMI_N2S	PCIE_PHY	DMI_N2S P<3..0> 10 19
ERR0	DMI_N2S	PCIE_PHY	DMI_N2S N<3..0> 10 19
ERR0	DMI_S2N	PCIE_PHY	DMI_S2N P<3..0> 10 19
ERR0	DMI_S2N	PCIE_PHY	DMI_S2N N<3..0> 10 19
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE DMI_CLK100M_CPU_P 11 18
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE DMI_CLK100M_CPU_N 11 18
DMI Compensation			
ERR0	COMP_DMI_PHY	COMP_PCIE	PCH_DMI_COMP 19

SYNC MASTER=D7_MLB SYNC DATE=01/19/2012

PCH PCie/DMI Constaints

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 103 OF 113 SHEET: 81 OF 90

D

C

B

A

D

C

B

A

SATA

SATA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SATA_PHY	*	SATA_90D
COMP_SATA_PHY	*	SATA_50S

SATA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ISO	*	=6:1_SPACING	?
COMP_SATA_ISO	*	=4:1_SPACING	?

SATA Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
15.2.1	90	95	20	23.62	SATA Gen2, SATA Gen3

SATA Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
15-3	50	50	15	15.75	SATA Gen2, SATA Gen3

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA	*	*	SATA_ISO
COMP_SATA	*	*	COMP_SATA_ISO

FDI

FDI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FDI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
COMP_FDI	*	Y	0.25 MM	0.25 MM	3 MM	=STANDARD	=STANDARD
FDI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FDI_DIFF_PHY	*	FDI_85D
FDI_SE_PHY	*	FDI_50S
COMP_FDI_PHY	*	COMP_FDI

FDI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FDI_ISO	*	=3:1_SPACING	?
COMP_FDI_ISO	*	=4:1_SPACING	?

FDI Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table	Imp	Design	Iso	Design	Comments
6-1/6-2	85	85	12	11.81	FDI main length

FDI Compensation Rules (mils)

Table	Trace	Design	Iso	Design	Comments
6-4	10	11.81	-	15.75	Using PCIe guidelines

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FDI	*	*	FDI_ISO
COMP_FDI	*	*	COMP_FDI_ISO

XDP

XDP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
XDP_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
XDP_PHY	*	XDP_55S

XDP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XDP_ISO	*	=2:1_SPACING	?
CLK_JTAG_ISO	*	=4:1_SPACING	?

Desktop Debug Design Guide (Intel Doc# 430883)

Section	Imp	Design	Iso	Design	Comments
1.5	45-65	55	-	15.75	Isolation is for JTAG clocks. All signals default are 50 Ohm SE.

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XDP	*	*	XDP_ISO
CLK_JTAG	*	*	CLK_JTAG_ISO

SATA

Electrical Constraint Set	Physical	Spacing
PCH SATA Port 0 (HDD)		
E820	SATA_R2D	SATA HDD R2D P
E821	SATA_R2D	SATA HDD R2D N
E822	SATA_R2D	SATA HDD R2D C P
E823	SATA_R2D	SATA HDD R2D C N
E824	SATA_D2R	SATA HDD D2R P
E825	SATA_D2R	SATA HDD D2R N
E826	SATA_D2R	SATA HDD D2R C P
E827	SATA_D2R	SATA HDD D2R C N
PCH SATA Port 1 (SSD)		
E828	SATA_R2D_MIX_SSD	SATA SSD R2D P
E829	SATA_R2D_MIX_SSD	SATA SSD R2D N
E830	SATA_R2D_MIX_SSD	SATA SSD R2D C P
E831	SATA_R2D_MIX_SSD	SATA SSD R2D C N
E832	SATA_D2R_MIX_SSD	SATA SSD D2R P
E833	SATA_D2R_MIX_SSD	SATA SSD D2R N
E834	SATA_D2R_MIX_SSD	SATA SSD D2R C P
E835	SATA_D2R_MIX_SSD	SATA SSD D2R C N
SSD PCIe/SATA Mux Output		
E836	PCI_E_SATA_R2D_MIX_CONN	PCI_E SATA SSD R2D P
E837	PCI_E_SATA_R2D_MIX_CONN	PCI_E SATA SSD R2D N
E838	PCI_E_SATA_D2R_MIX_CONN	PCI_E SATA SSD D2R P
E839	PCI_E_SATA_D2R_MIX_CONN	PCI_E SATA SSD D2R N
PCH SATA Compensation		
E1800	COMP_SATA_PHY	PCH SATA1COMP
E1801	COMP_SATA_PHY	PCH SATA3COMP
E1802	COMP_SATA_PHY	PCH SATA3RBIAS

FDI

Electrical Constraint Set	Physical	Spacing
FDI		
E800	FDI_TX	CPU_FDI_TX P<7..0>
E801	FDI_TX	CPU_FDI_TX N<7..0>
E802	FDI_SE_PHY	CPU_FDI_FSYNC<1..0>
E803	FDI_SE_PHY	CPU_FDI_LSYNC<1..0>
E804	FDI_SE_PHY	CPU_FDI_INT
FDI Compensation		
E1803	COMP_FDI_PHY	CPU_FDI_COMP10

XDP

Electrical Constraint Set	Physical	Spacing
CPU XDP		
E805	XDP_EHV	XDP BPM L<7..0>
E806	XDP_EHV	CPU_CFG<17..0>
E807	ITP_CLK_CONN	CLK_ECTE_EHV
E808	ITP_CLK_CONN	CLK_ECTE
E809	ITP_CLK_CONN	CLK_ECTE_EHV
E810	ITP_CLK_CONN	CLK_ECTE
E811	ITP_CLK_CONN	CLK_ECTE_EHV
E812	ITP_CLK_CONN	CLK_ECTE
E813	ITP_CLK_CONN	CLK_ECTE_EHV
E814	ITP_CLK_CONN	CLK_ECTE
E815	ITP_CLK_CONN	CLK_ECTE_EHV
E816	ITP_CLK_CONN	CLK_ECTE
PCH XDP		
E817	XDP_EHV	CLK_JTAG
E818	XDP_EHV	XDP_CPU_TCK
E819	XDP_EHV	XDP_CPU_TMS
E820	XDP_EHV	XDP_CPU_TDI
E821	XDP_EHV	XDP_CPU_TDO
E822	XDP_EHV	CLK_JTAG
E823	XDP_EHV	XDP_PCH_TCK
E824	XDP_EHV	XDP_PCH_TMS
E825	XDP_EHV	XDP_PCH_TDI
E826	XDP_EHV	XDP_PCH_TDO

SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

SATA/FDI/XDP Constraints

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 104 OF 113

SHEET: 82 OF 90

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	=4:1_SPACING	?
COMP_PCH	*	=2:1_SPACING	?

PCI

PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI	*	=2:1_SPACING	?

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5:1_SPACING	?
CLK_LPC	*	=2:1_SPACING	?

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

Crystal

Crystal-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=2:1_SPACING	?

PCI

Electrical Constraint Set	Physical	Spacing
PCI Clock		
BR10	CLK_PCH_55S	CLK_PCH
BR11	CLK_PCH_55S	CLK_PCH

LPC

Electrical Constraint Set	Physical	Spacing
LPC		
BR12	LPC_55S	LPC
BR13	LPC_55S	LPC
BR14	LPC_55S	LPC
BR15	LPC_55S	LPC
LPC Clocks		
BR16	CLK_LPC_55S	CLK_LPC
BR17	CLK_LPC_55S	CLK_LPC
BR18	CLK_LPC_55S	CLK_LPC
BR19	CLK_LPC_55S	CLK_LPC

PCH Clocks

Electrical Constraint Set	Physical	Spacing
PCH Reference Clock		
BR20	CLK_PCH_55S	CLK_PCH
BR21	CLK_PCH_55S	CLK_PCH
PCH Ref Clock Comp		
BR22	PCH_55S	COMP_PCH
PCH RTC 32K		
BR23	CLK_XTAL	XTAL
BR24	CLK_XTAL	XTAL
BR25	CLK_XTAL	XTAL
SMC 32K		
BR26	CLK_PCH_55S	CLK_PCH
BR27	CLK_PCH_55S	CLK_PCH

25 Mhz Reference Clocks

Electrical Constraint Set	Physical	Spacing
25M Reference Crystal		
BR28	CLK_XTAL	XTAL
BR29	CLK_XTAL	XTAL
BR30	CLK_XTAL	XTAL
25M Reference Clocks		
BR31	CLK_PCH_55S	CLK_PCH
BR32	CLK_PCH_55S	CLK_PCH
BR33	CLK_PCH_55S	CLK_PCH
BR34	CLK_PCH_55S	CLK_PCH
BR35	CLK_PCH_55S	CLK_PCH

HDA

Electrical Constraint Set	Physical	Spacing
HDA		
BR36	HDA_55S	HDA
BR37	HDA_55S	HDA
BR38	HDA_55S	HDA
BR39	HDA_55S	HDA
BR40	HDA_55S	HDA
BR41	HDA_55S	HDA
BR42	HDA_55S	HDA
BR43	HDA_55S	HDA
BR44	HDA_55S	HDA
BR45	HDA_55S	HDA
BR46	HDA_55S	HDA
BR47	HDA_55S	HDA
BR48	HDA_55S	HDA
BR49	HDA_55S	HDA
SPDIF		
BR50		
BR51		

SPI Bootrom

Electrical Constraint Set	Physical	Spacing
SPI ROM		
BR52	SPI_50S	SPI
BR53	SPI_50S	SPI
BR54	SPI_50S	SPI
BR55	SPI_50S	SPI
BR56	SPI_50S	SPI
BR57	SPI_50S	SPI
BR58	SPI_50S	SPI
BR59	SPI_50S	SPI
BR60	SPI_50S	SPI
BR61	SPI_50S	SPI
BR62	SPI_50S	SPI
BR63	SPI_50S	SPI
BR64	SPI_50S	SPI
BR65	SPI_50S	SPI
BR66	SPI_50S	SPI
BR67	SPI_50S	SPI
BR68	SPI_50S	SPI
BR69	SPI_50S	SPI
BR70	SPI_50S	SPI
BR71	SPI_50S	SPI
BR72	SPI_50S	SPI
BR73	SPI_50S	SPI
BR74	SPI_50S	SPI
BR75	SPI_50S	SPI
BR76	SPI_50S	SPI
BR77	SPI_50S	SPI
BR78	SPI_50S	SPI
BR79	SPI_50S	SPI
BR80	SPI_50S	SPI

SYNC MASTER=D7_MLB SYNC DATE=01/19/2012

PCH and BR Constraints

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 105 OF 113 SHEET: 83 OF 90

USB

USB-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include USB_85D and USB_90D.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include USB2_PHY and USB3_PHY.

USB-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB2_ISO and USB3_ISO.

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table with 7 columns: Section, Imp, Design, Iso, Design, Comments. Rows include 12.2.1 and 13.3.1.

Constraints

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include USB2 and USB3.

Caesar IV (Ethernet/SD)

CIV-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include ENET_50S, ENET_100D, and SD_50S.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include ENET_COMP_PHY, ENET_DIFF_PHY, SD_PHY, and CIV_SPI.

CIV-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include ENET_DIFF_ISO, ENET_DIFF2DIFF, ENET_TRANS_ISO, and COMP_ENET_ISO.

Constraints

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include ENET_DIFF, ENET_TRANS, COMP_ENET, and ENET_TRANS.

2 kv isolation

SD

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SD_ISO.

SD

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes SD.

Camera Processor-to-Camera Sensor I/F (SMIA/MIPI)

Camera Processor's SMIA Interface Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMIA_100D.

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row includes SMIA_DIFF_PHY.

Camera Processor's SMIA Interface Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SMIA_DIFF_ISO and SMIA_DIFF2DIFF.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes SMIA_DIFF.

USB 3.0 and USB 2.0 Trixies Muxing

Large table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a list of rules for External Port A, B, C, D, Camera, and PCH USB Compensation.

RMH Love

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a list of rules for USB 2.0 Hub and USB 2.0 Hub Compensation.

Et tu Brute?

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a list of rules for Ethernet and SD.

Camera Processor-Camera Sensor I/F

Table with 4 columns: Electrical Constraint Set, Physical, Spacing, and a list of rules for SMIA DP and SPT.

Metadata block containing drawing title 'USB/Ethernet/SD Constraints', Apple Inc. logo, drawing number 051-9179, revision 16.0.0, and a notice of proprietary property.

SMBus

SMBus-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_PHY	*	SMB_55S

SMBus-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB_ISO	*	=2x_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SMB_ISO

Sensor

Sensor-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_DIFF_PHY	*	1:1_DIFFPAIR

Sensor-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SENSE	*	*	SENSE_ISO
SENSE	POWER	*	PWR_P2MM
SENSE	GND	*	GND_P2MM

SMBus

Electrical Constraint Set	Physical	Spacing		
SMC				
E80	SMB_PHY	SMB	SMBUS_SMC_0_S0_SCL	45 48
E81	SMB_PHY	SMB	SMBUS_SMC_0_S0_SDA	45 48
E82	SMB_PHY	SMB	SMBUS_SMC_1_S0_SCL	45 48
E83	SMB_PHY	SMB	SMBUS_SMC_1_S0_SDA	45 48
E84	SMB_PHY	SMB	SMBUS_SMC_2_S4_SCL	45 48
E85	SMB_PHY	SMB	SMBUS_SMC_2_S4_SDA	45 48
E86	SMB_PHY	SMB	SMBUS_SMC_3_SCL	45 48
E87	SMB_PHY	SMB	SMBUS_SMC_3_SDA	45 48
E88	SMB_PHY	SMB	SMBUS_SMC_5_G3H_SCL	45 46
E89	SMB_PHY	SMB	SMBUS_SMC_5_G3H_SDA	45 46
PCH				
E8A	TBT_12C_55S	TBT_12C	SMBUS_PCH_CLK	18 48
E8B	TBT_12C_55S	TBT_12C	SMBUS_PCH_DATA	18 48
E8C	SMB_PHY	SMB	SML_PCH_0_CLK	18 48
E8D	SMB_PHY	SMB	SML_PCH_0_DATA	18 48
Display TCon				
E8E	SMB_PHY	SMB	SMB_DP_TCON_SCL	48 72
E8F	SMB_PHY	SMB	SMB_DP_TCON_SDA	48 72

Temperature Sense

Electrical Constraint Set	Physical	Spacing		
EMC1414-1 (Production)				
E8V	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_1_P	51
E8W	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_1_N	51
E8X	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_2_P	51
E8Y	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_2_N	51
E8Z	SNS_TEMP	SNS_DIFF_PHY	SNS_ACDC_P	6 51
E8AA	SNS_TEMP	SNS_DIFF_PHY	SNS_ACDC_N	6 51
TMP423 (Development)				
E8AB	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_1_P	51
E8AC	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_1_N	51
E8AD	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_2_P	51
E8AE	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_2_N	51
E8AF	SNS_TEMP	SNS_DIFF_PHY	SNS_SKIN_P	51
E8B0	SNS_TEMP	SNS_DIFF_PHY	SNS_SKIN_N	51
E8B1	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_3_P	51
E8B2	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_3_N	51
HDD Out-of-Band				
E8B3		SENSE	SMC_HDD_OOB_TEMP	
E8B4		SENSE	HDD_OOB_TEMP_CONN	
E8B5		SENSE	HDD_OOB_TEMP_FILT	
E8B6		SENSE	HDD_OOB_TEMP_E	
SSD Out-of-Band				
E8B7		SENSE	SMC_SSD_OOB_TEMP	
E8B8		SENSE	SMC_SSD_TEMP_CTL	
E8B9		SENSE	SSD_OOB_TEMP	

SMC

Electrical Constraint Set	Physical	Spacing		
SMC				
E90	CLK_XTAL	XTAL	SMC_XTAL	45 46
E91	CLK_XTAL	XTAL	SMC_EXTAL	45 46

Current/Voltage Sense

Electrical Constraint Set	Physical	Spacing		
Common				
E92		SENSE	GND_SMC_AVSS	45 46 49 50
12V S5 (System Total)				
E93	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VG3H_P	49
E94	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VG3H_N	49
E95		SENSE	ISNS_P12VG3H_R	49
E96		SENSE	ISNS_P12VG3H	46 49
E97		SENSE	VSNS_P12VG3H	46 49
12V S0 (GPU Core)				
E98	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUCORE_P	
E99	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUCORE_N	
E9A		SENSE	ISNS_P12VS0_GPUCORE_R	
E9B		SENSE	ISNS_P12VS0_GPUCORE	46
E9C		SENSE	VSNS_P12VS0_GPUCORE	46
HDD				
E9D	SNS_CURRENT	SNS_DIFF_PHY	SNS_HDD_P	49
E9E	SNS_CURRENT	SNS_DIFF_PHY	SNS_HDD_N	49
E9F		SENSE	ISNS_HDDS0_R	49
E9G		SENSE	ISNS_HDDS0	46 49
E9H		SENSE	VSNS_HDDS0	46 49
SSD				
E9I	SNS_CURRENT	SNS_DIFF_PHY	SNS_SSD_P	50
E9J	SNS_CURRENT	SNS_DIFF_PHY	SNS_SSD_N	50
E9K		SENSE	ISNS_SSDS0_R	50
E9L		SENSE	ISNS_SSDS0	46 50
E9M		SENSE	VSNS_SSDS0	46 50
VDDQ S3 (DDR)				
E9N	SNS_CURRENT	SNS_DIFF_PHY	SNS_VDDQS3_DDR_P	50
E9O	SNS_CURRENT	SNS_DIFF_PHY	SNS_VDDQS3_DDR_N	50
E9P		SENSE	ISNS_VDDQS3_DDR_R	50
E9Q		SENSE	ISNS_VDDQS3_DDR	46 50
E9R		SENSE	VSNS_VDDQS3_DDR	46 50
VDDQ S0 (GPU Uncore)				
E9S	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUUC_P	
E9T	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUUC_N	
E9U		SENSE	ISNS_P12VS0_GPUUC_R	
E9V		SENSE	ISNS_P12VS0_GPUUCORE	46
E9W		SENSE	VSNS_P12VS0_GPUUCORE	46
CPU Core				
E9X	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUCORE_P	49
E9Y	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUCORE_N	49
E9Z		SENSE	ISNS_CPUCORE_FB	49
E9AA		SENSE	ISNS_CPUCORE	46 49
E9AB		SENSE	VSNS_CPUCORE	46 49
CPU AXG				
E9AC	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUAXG_P	49
E9AD	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUAXG_N	49
E9AE		SENSE	ISNS_CPUAXG_FB	49
E9AF		SENSE	ISNS_CPUAXG	46 49
E9B0		SENSE	VSNS_CPUAXG	46 49

SYNC MASTER=D7_MLB SYNC DATE=01/19/2012

SMBus/Sensor Constraints

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 107 OF 113

SHEET: 85 OF 90

DC-DC

Power-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GND_P3MM	*	Y	0.300 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
GND_P5MM	*	Y	0.500 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
POWER_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
POWER_P3MM	*	Y	0.300 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
POWER_P6MM	*	Y	0.600 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_P5MM
GND	BGA	GND_P3MM
POWER	*	POWER_P6MM
POWER	BGA	POWER_P3MM
VR_CTL_PHY	*	POWER_P3MM
VR_CTL_PHY	BGA	STANDARD
VR_VID_PHY	*	POWER_50S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VR_DIDT_PHY	*	POWER_P6MM
VR_DIDT_PHY	BGA	STANDARD

Power-specific Spacing Definitions Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_ISO	*	=STANDARD	?
GND_ISO	*	=STANDARD	?

Constraints Power and Common

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	POWER_ISO
GND	*	*	GND_ISO

DC-DC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SWNODE_ISO	*	=8:1_SPACING	1000
SWNODE_SW2SW	*	=1:1_SPACING	?
SWNODE_SW2PWR	*	=2:1_SPACING	?
SWNODE_SW2GND	*	=2:1_SPACING	?

DC-DC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_SWITCH	*	*	SWNODE_ISO
VR_SWITCH	*	BGA	BGA_P1MM
VR_SWITCH	VR_SWITCH	*	SWNODE_SW2SW
VR_SWITCH	POWER	*	SWNODE_SW2PWR
VR_SWITCH	GND	*	SWNODE_SW2GND

DC-DC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL_ISO	*	=3:1_SPACING	?
VR_VID_ISO	*	=4X_DIELECTRIC	?

DC-DC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CTL	*	*	VR_CTL_ISO
VR_VID	*	*	VR_VID_ISO

VDDQ S3 (1.5V)/VTT S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
REG V5IN U7700	POWER	POWER	5V		
Local Ground					
AGND VDDQS3	GND	GND	0V		
VDDQ S3					
REG PHASE VDDQS3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG PHASE VDDQS3 L	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT VDDQS3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT VDDQS3 RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE
REG UGATE VDDQS3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG UGATE VDDQS3 R	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG LGATE VDDQS3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG SNUBBER VDDQS3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
PPVDDQ S3 SENSE	POWER	POWER	1.5V		
REG VDDQS3 VDDQSNS	VR_CTL_PHY	VR_CTL			
REG VDDQS3 VREF	VR_CTL_PHY	VR_CTL			
REG VDDQS3 REFIN	VR_CTL_PHY	VR_CTL			
REG VDDQS3 MODE	VR_CTL_PHY	VR_CTL			
REG VDDQS3 TRIP	VR_CTL_PHY	VR_CTL			
LDO DDRVTT0 SNS	VR_CTL_PHY	VR_CTL			
Output Bus					
PPVDDQ S3	POWER	POWER	1.5V		
PPDDRVT S3	POWER_DDR	POWER_DDR	0.75V		
PPDDRVT S0	POWER_DDR	POWER_DDR	0.75V		
FET Switched					
PPlV5_S0	POWER	POWER	1.5V		
Sensed					
PPVDDQ S3_DDR	POWER	POWER	1.5V		

CPU VccIO/ PCH 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
REG VCC U7400	POWER	POWER	5V		
REG PVCC U7400	POWER	POWER	5V		
Local Ground					
AGND P1V05S0	GND	GND	0V		
1.05V S0					
REG PHASE P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG PHASE P1V05S0 L	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT P1V05S0 RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE
REG UGATE P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG UGATE P1V05S0 R	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG LGATE P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG SNUBBER P1V05S0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG P1V05S0 OCSET	VR_CTL_PHY	VR_CTL			
REG P1V05S0 VO	VR_CTL_PHY	VR_CTL			
SNS CPU VCCIO P	SNS_DIFF_PHY	SENSE			
SNS CPU VCCIO N	SNS_DIFF_PHY	SENSE			
SNS P1V05S0 XW P	SNS_DIFF_PHY	SENSE			
SNS P1V05S0 XW N	SNS_DIFF_PHY	SENSE			
REG P1V05S0 FB		SENSE			
REG P1V05S0 RTN		SENSE			
REG P1V05S0 SREF	VR_CTL_PHY	VR_CTL			
REG P1V05S0 FSEL	VR_CTL_PHY	VR_CTL			
Output Bus					
PP1V05_S0	POWER	POWER	1.05V		
FET Switched					
PP1V05_TBTLIC	POWER	POWER	1.05V		
PP1V05_TBTCIO	POWER	POWER	1.05V		

CPU VccSA

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
REG VCC U7500	POWER	POWER	5V		
REG PVCC U7500	POWER	POWER	5V		
Local Ground					
AGND VCCSAS0	GND	GND	0V		
VCCIO					
REG PHASE VCCSAS0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT VCCSAS0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG BOOT VCCSAS0 RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE
REG UGATE VCCSAS0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG LGATE VCCSAS0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG SNUBBER VCCSAS0	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	
REG VCCSAS0 OCSET	VR_CTL_PHY	VR_CTL			
REG VCCSAS0 VO	VR_CTL_PHY	VR_CTL			
SNS CPU VCCSA	SNS_DIFF_PHY	SENSE			
SNS VCCSAS0 XW P	SNS_DIFF_PHY	SENSE			
SNS VCCSAS0 XW N	SNS_DIFF_PHY	SENSE			
REG VCCSAS0 FB		SENSE			
REG VCCSAS0 RTN		SENSE			
REG VCCSAS0 SREF	VR_CTL_PHY	VR_CTL			
REG VCCSAS0 FSEL	VR_CTL_PHY	VR_CTL			
Output Bus					
PPVCCSA_S0	POWER	POWER	0.925V		

SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

VReg Constraints

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 108 OF 113 SHEET: 86 OF 90

CPU Core Phases

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
ES10	POWER	POWER	1.2V			PP12V_S0_CPUCORE_FLT 63 64 65
ES11	POWER	POWER	5V			REG_VCC_U7100 63
Local Ground						
ES12	GND	GND	0V			AGND_CPU 63 64 65
Phase 1						
ES13	POWER	POWER	1.2V			REG_LVCC_U7210 64
ES14	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_1 63 64
ES15	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_1_R 63
ES16	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUCORE_1 64
ES17	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUCORE_1 64
ES18	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUCORE_1_RC 64
ES19	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUCORE_1 64
ES20	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUCORE_1 64
ES21	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUCORE_1 64
ES22	POWER	POWER	1.1V			PPCPUCORE_S0_SENSE_1 64
ES23	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_1_P 63 64
ES24	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_1_N 64
ES25	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_1_NR 63 64
Phase 2						
ES26	POWER	POWER	1.2V			REG_LVCC_U7230 64
ES27	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_2 63 64
ES28	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_2_R 63
ES29	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUCORE_2 64
ES30	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUCORE_2 64
ES31	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUCORE_2_RC 64
ES32	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUCORE_2 64
ES33	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUCORE_2 64
ES34	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUCORE_2 64
ES35	POWER	POWER	1.1V			PPCPUCORE_S0_SENSE_2 64
ES36	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_2_P 63 64
ES37	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_2_N 64
ES38	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_2_NR 63 64
Phase 3						
ES39	POWER	POWER	1.2V			REG_LVCC_U7250 64
ES40	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_3 63 64
ES41	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_3_R 63
ES42	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUCORE_3 64
ES43	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUCORE_3 64
ES44	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUCORE_3_RC 64
ES45	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUCORE_3 64
ES46	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUCORE_3 64
ES47	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUCORE_3 64
ES48	POWER	POWER	1.1V			PPCPUCORE_S0_SENSE_3 64
ES49	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_3_P 63 64
ES50	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_3_N 64
ES51	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE			REG_ISENCORE_3_NR 63 64

CPU AXG Phase and Core Controller

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
AXG						
ES52	POWER	POWER	1.2V			REG_LVCC_U7330 65
ES53	VR_CTL_PHY	VR_CTL				REG_PWM_CPUAXG 63 65
ES54	VR_CTL_PHY	VR_CTL				REG_PWM_CPUAXG_R 63
ES55	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUAXG 65
ES56	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUAXG 65
ES57	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUAXG_RC 65
ES58	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUAXG 65
ES59	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUAXG 65
ES60	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUAXG 65
ES61	POWER	POWER	1.1V			PPCPUAXG_S0_SENSE 65
ES62	ISNS_CPU_AXG	SNS_DIFF_PHY	SENSE			REG_ISENAXG_P 65
ES63	ISNS_CPU_AXG	SNS_DIFF_PHY	SENSE			REG_ISENAXG_N 65
ES64						REG_ISENAXG_PR 63 65
ES65						REG_ISENAXG_NR 63 65
ISL6364						
ES66	VR_CTL_PHY	VR_CTL				REG_CPUCORE_COMP 63
ES67	VR_CTL_PHY	VR_CTL				CPUCORE_COMP_RC 63
ES68	VR_CTL_PHY	VR_CTL				REG_CPUCORE_FB 63
ES69	VR_CTL_PHY	VR_CTL				CPUCORE_FB_RC 63
ES70	VR_CTL_PHY	VR_CTL				CPUCORE_FB_R_1 63
ES71	VR_CTL_PHY	VR_CTL				CPUCORE_FB_R_2 63
ES72	VR_CTL_PHY	VR_CTL				CPUCORE_PSI_COMP_RC 63
ES73	VR_CTL_PHY	VR_CTL				REG_CPUCORE_PSI_COMP 63
ES74	VR_CTL_PHY	VR_CTL				REG_CPUCORE_HFCOMP 63
ES75	VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_CPU_VCORE_P 13 63
ES76	VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_CPU_VCORE_N 13 63
ES77	SNS_DIFF_PHY	SENSE				SNS_VCORE_R_P 63
ES78	SNS_DIFF_PHY	SENSE				SNS_VCORE_R_N 63
ES79	SNS_DIFF_PHY	SENSE	1.1V			SNS_VCORE_XW_P 63
ES80	SNS_DIFF_PHY	SENSE	0V			SNS_VCORE_XW_N 63
ES81						REG_CPUCORE_VSEN 63
ES82						REG_CPUCORE_RGND 63
ES83	VR_CTL_PHY	VR_CTL				REG_CPUCORE_IMON 49 63
ES84	VR_CTL_PHY	VR_CTL				CPUCORE_IMON_R 63
ES85	VR_CTL_PHY	VR_CTL				REG_CPUCORE_TM 63
ES86	VR_CTL_PHY	VR_CTL				REG_CPUCORE_SOUTH 63
ES87	VR_CTL_PHY	VR_CTL				REG_CPUCORE_NPSI 63
ES88	VR_CTL_PHY	VR_CTL				REG_CPUCORE_FDVID 63
ES89	VR_CTL_PHY	VR_CTL				REG_CPUCORE_IAUTO 63
ES90	VR_CTL_PHY	VR_CTL				REG_CPUCORE_SW_FREQ 63
ES91	VR_CTL_PHY	VR_CTL				REG_CPUCORE_RAMPADJ 63
ES92	VR_CTL_PHY	VR_CTL				REG_CPUCORE_EN_PWR 63
ES93	VR_CTL_PHY	VR_CTL				CPUCORE_EN_PWR_R 63
ES94	VR_CTL_PHY	VR_CTL				REG_CPUCORE_RSET 63
ES95	VR_CTL_PHY	VR_CTL				REG_CPUAXG_COMP 63
ES96	VR_CTL_PHY	VR_CTL				CPUAXG_COMP_RC 63
ES97	VR_CTL_PHY	VR_CTL				REG_CPUAXG_FB 63
ES98	VR_CTL_PHY	VR_CTL				CPUAXG_FB_RC 63
ES99	VR_CTL_PHY	VR_CTL				CPUAXG_FB_R_1 63
ES100	VR_CTL_PHY	VR_CTL				CPUAXG_FB_R_2 63
ES101	VR_CTL_PHY	VR_CTL				REG_CPUAXG_HFCOMP 63
ES102	VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_CPU_VAXG_P 13 63
ES103	VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE			SNS_CPU_VAXG_N 13 63
ES104	SNS_DIFF_PHY	SENSE				SNS_VAXG_R_P 63
ES105	SNS_DIFF_PHY	SENSE				SNS_VAXG_R_N 63
ES106	SNS_DIFF_PHY	SENSE	1.1V			SNS_VAXG_XW_P 63
ES107	SNS_DIFF_PHY	SENSE	0V			SNS_VAXG_XW_N 63
ES108						REG_CPUAXG_VSEN 63
ES109						REG_CPUAXG_RGND 63
ES110	VR_CTL_PHY	VR_CTL				REG_CPUAXG_IMON 49 63
ES111	VR_CTL_PHY	VR_CTL				CPUAXG_IMON_R 63
ES112	VR_CTL_PHY	VR_CTL				REG_CPUAXG_TM 63
ES113	VR_CTL_PHY	VR_CTL				REG_CPUAXG_TCOMP 63
ES114	VR_CTL_PHY	VR_CTL				REG_CPUAXG_SW_FREQ 63
ES115	VR_VID_PHY	VR_VID				CPU_VIDCLK 13 63
ES116	VR_VID_PHY	VR_VID				CPU_VIDCLK_R 13
ES117	VR_VID_PHY	VR_VID				CPU_VIDALERT_L 13 63
ES118	VR_VID_PHY	VR_VID				CPU_VIDALERT_R_L 13
ES119	VR_VID_PHY	VR_VID				CPU_VIDSOUT 13 63
ES120	VR_VID_PHY	VR_VID				CPU_VIDSOUT_R 13
Output Bus						
ES121	POWER	POWER	1.1V			PPVCORE_S0_CPU 6
ES122	POWER	POWER	1.1V			PPVAXG_S0 6

SYNC_MASTER=D7_MLB SYNC_DATE=01/19/2012

CPU VReg Constraints

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 109 OF 113

SHEET: 87 OF 90

GPU Core Phases and Controller

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
REG PVCC U8900	POWER	POWER	1.2V			REG PVCC U8900
REG VCC U8900	POWER	POWER	5V			REG VCC U8900
Phase 1						
REG PHASE GPU CORE 1	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPU CORE 1
REG BOOT GPU CORE 1	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT GPU CORE 1
REG BOOT GPU CORE 1 RC	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT GPU CORE 1 RC
REG UGATE GPU CORE 1	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE GPU CORE 1
REG LGATE GPU CORE 1	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE GPU CORE 1
REG ISEN GPU CORE 1	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG ISEN GPU CORE 1
REG SNUBBER GPU CORE 1	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG SNUBBER GPU CORE 1
Phase 2						
REG PHASE GPU CORE 2	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPU CORE 2
REG BOOT GPU CORE 2	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT GPU CORE 2
REG BOOT GPU CORE 2 RC	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT GPU CORE 2 RC
REG UGATE GPU CORE 2	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE GPU CORE 2
REG LGATE GPU CORE 2	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE GPU CORE 2
REG ISEN GPU CORE 2	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG ISEN GPU CORE 2
REG SNUBBER GPU CORE 2	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG SNUBBER GPU CORE 2
ISL6568						
REG GPU CORE ICOMP	VR_CTL_PHY	VR_CTL				REG GPU CORE ICOMP
REG GPU CORE OCSET	VR_CTL_PHY	VR_CTL				REG GPU CORE OCSET
GPU CORE ICOMP_R	VR_CTL_PHY	VR_CTL				GPU CORE ICOMP_R
REG GPU CORE IREF	VR_CTL_PHY	VR_CTL				REG GPU CORE IREF
REG GPU CORE ISUM	VR_CTL_PHY	VR_CTL				REG GPU CORE ISUM
REG GPU CORE COMP	VR_CTL_PHY	VR_CTL				REG GPU CORE COMP
GPU CORE COMP_RC	VR_CTL_PHY	VR_CTL				GPU CORE COMP_RC
REG GPU CORE VDIFF	VR_CTL_PHY	VR_CTL				REG GPU CORE VDIFF
GPU CORE VDIFF_R	VR_CTL_PHY	VR_CTL				GPU CORE VDIFF_R
GPU CORE VDIFF_RC	VR_CTL_PHY	VR_CTL				GPU CORE VDIFF_RC
REG GPU CORE FB	VR_CTL_PHY	VR_CTL				REG GPU CORE FB
SNS GPU CORE P	SNS_DIFF_PHY	SENSE				SNS GPU CORE P
SNS GPU CORE N	SNS_DIFF_PHY	SENSE				SNS GPU CORE N
REG GPU CORE VSEN		SENSE				REG GPU CORE VSEN
REG GPU CORE RGND		SENSE				REG GPU CORE RGND
REG GPU CORE VID4	VR_VID_PHY	VR_VID				REG GPU CORE VID4
REG GPU CORE VID3	VR_VID_PHY	VR_VID				REG GPU CORE VID3
REG GPU CORE VID2	VR_VID_PHY	VR_VID				REG GPU CORE VID2
REG GPU CORE VID1	VR_VID_PHY	VR_VID				REG GPU CORE VID1
REG GPU CORE VID0	VR_VID_PHY	VR_VID				REG GPU CORE VID0
REG GPU CORE MODE	VR_CTL_PHY	VR_CTL				REG GPU CORE MODE
REG GPU CORE REF	VR_CTL_PHY	VR_CTL				REG GPU CORE REF
REG GPU CORE OFS	VR_CTL_PHY	VR_CTL				REG GPU CORE OFS
REG GPU CORE FS	VR_CTL_PHY	VR_CTL				REG GPU CORE FS
Output Bus						
PPVCORE S0 GPU	POWER	POWER	1.0V			PPVCORE S0 GPU

GPU 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
REG VCC U8300	POWER	POWER	5V			REG VCC U8300
Local Ground						
P1V05 GPU AGND	GND	GND	0V			P1V05 GPU AGND
1.05V S0						
REG PHASE GPU P1V05S0	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPU P1V05S0
REG PHASE GPU P1V05S0 L	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPU P1V05S0 L
REG BOOT GPU P1V05S0	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT GPU P1V05S0
REG BOOT GPU P1V05S0 RC	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT GPU P1V05S0 RC
REG UGATE GPU P1V05S0	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE GPU P1V05S0
REG UGATE GPU P1V05S0 R	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE GPU P1V05S0 R
REG LGATE GPU P1V05S0	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE GPU P1V05S0
REG GPU P1V05S0 OCSET_R	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0 OCSET_R
REG GPU P1V05S0 VO R	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0 VO R
REG GPU P1V05S0 OCSET	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0 OCSET
REG GPU P1V05S0 VO	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0 VO
SNS GPU PEX IOVDD P	SNS_DIFF_PHY	SENSE				SNS GPU PEX IOVDD P
SNS GPU PEX IOVDD N	SNS_DIFF_PHY	SENSE				SNS GPU PEX IOVDD N
REG GPU P1V05S0 FB		SENSE				REG GPU P1V05S0 FB
REG GPU P1V05S0 RTN		SENSE				REG GPU P1V05S0 RTN
REG GPU P1V05S0 SREF	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0 SREF
REG GPU P1V05S0 FSEL	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0 FSEL
Output Bus						
PP1V05 S0 GPU	POWER	POWER	1.05V			PP1V05 S0 GPU

GPU VDDQ

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
REG VCC U8350	POWER	POWER	5V			REG VCC U8350
REG PVCC U8350	POWER	POWER	5V			REG PVCC U8350
Local Ground						
AGND GPUVDDQ	GND	GND	0V			AGND GPUVDDQ
GPU VDDQ						
REG PHASE GPUVDDQ	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE GPUVDDQ
REG BOOT GPUVDDQ	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT GPUVDDQ
REG UGATE GPUVDDQ	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG UGATE GPUVDDQ
REG LGATE GPUVDDQ	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE GPUVDDQ
REG ISEN GPUVDDQ	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG ISEN GPUVDDQ
REG SNUBBER GPUVDDQ	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG SNUBBER GPUVDDQ
VR_CTL_PHY	VR_CTL					
VR_CTL_PHY	VR_CTL					
SNS GPUVDDQ P	SNS_DIFF_PHY	SENSE				SNS GPUVDDQ P
SNS GPUVDDQ N	SNS_DIFF_PHY	SENSE				SNS GPUVDDQ N
REG GPUVDDQ_FB		SENSE				REG GPUVDDQ_FB
REG GPUVDDQ_RTIN		SENSE				REG GPUVDDQ_RTIN
REG GPUVDDQ_SREF	VR_CTL_PHY	VR_CTL				REG GPUVDDQ_SREF
REG GPUVDDQ_FSEL	VR_CTL_PHY	VR_CTL				REG GPUVDDQ_FSEL
REG GPUVDDQ_SET0	VR_CTL_PHY	VR_CTL				REG GPUVDDQ_SET0
REG GPUVDDQ_SET1	VR_CTL_PHY	VR_CTL				REG GPUVDDQ_SET1
REG GPUVDDQ_SET1_R	VR_CTL_PHY	VR_CTL				REG GPUVDDQ_SET1_R
Output Bus						
PPVDDQ S0 GPU	POWER	POWER	1.5V			PPVDDQ S0 GPU

3.3V S5/5V S4

Physical	Spacing	Voltage	DIDT	NO_TEST		
Input Bus						
REG VIN U7600	POWER	1.2V			REG VIN U7600	
REG VCC1 U7600	POWER	5V			REG VCC1 U7600	
REG VCC2 U7600	POWER	5V			REG VCC2 U7600	
3.3V S5						
REG PHASE P3V3S5	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE P3V3S5
REG BOOT P3V3S5	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT P3V3S5
REG BOOT P3V3S5 RC	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT P3V3S5 RC
REG UGATE P3V3S5	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE P3V3S5
REG LGATE P3V3S5	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE P3V3S5
REG SNUBBER P3V3S5	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG SNUBBER P3V3S5
REG P3V3S5 ISEN	VR_CTL_PHY	VR_CTL				REG P3V3S5 ISEN
REG P3V3S5 OCSET	VR_CTL_PHY	VR_CTL				REG P3V3S5 OCSET
REG P3V3S5 FSET	VR_CTL_PHY	VR_CTL				REG P3V3S5 FSET
REG P3V3S5 VOUT	VR_CTL_PHY	VR_CTL				REG P3V3S5 VOUT
REG P3V3S5 VOUT_R	VR_CTL_PHY	VR_CTL				REG P3V3S5 VOUT_R
REG P3V3S5 FB	VR_CTL_PHY	VR_CTL				REG P3V3S5 FB
5V S3						
REG PHASE P5VS4	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE P5VS4
REG BOOT P5VS4	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT P5VS4
REG BOOT P5VS4 RC	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT P5VS4 RC
REG UGATE P5VS4	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE P5VS4
REG LGATE P5VS4	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE P5VS4
REG SNUBBER P5VS4	VR_DINT_PHY	VR_SWITCH	1.2V	TRUE		REG SNUBBER P5VS4
REG P5VS4 ISEN	VR_CTL_PHY	VR_CTL				REG P5VS4 ISEN
REG P5VS4 OCSET	VR_CTL_PHY	VR_CTL				REG P5VS4 OCSET
REG P5VS4 FSET	VR_CTL_PHY	VR_CTL				REG P5VS4 FSET
REG P5VS4 VOUT	VR_CTL_PHY	VR_CTL				REG P5VS4 VOUT
REG P5VS4 VOUT_R	VR_CTL_PHY	VR_CTL				REG P5VS4 VOUT_R
REG P5VS4 FB	VR_CTL_PHY	VR_CTL				REG P5VS4 FB
Output Bus						
PP5V S5	POWER	POWER	5V			PP5V S5
PP5V S4	POWER	POWER	5V			PP5V S4
PP3V3 S5	POWER	POWER	3.3V			PP3V3 S5
FET Switched						
PP5V S0	POWER	POWER	5V			PP5V S0
PP3V3 S4	POWER	POWER	3.3V			PP3V3 S4
PP3V3 S0	POWER	POWER	3.3V			PP3V3 S0
PP3V3 S0 SSD	POWER	POWER	3.3V			PP3V3 S0 SSD
PP3V3 S0 ENET	POWER	POWER	3.3V			PP3V3 S0 ENET
PP3V3 S0 TBTLIC	POWER	POWER	3.3V			PP3V3 S0 TBTLIC
Sensed						
PPSSD S0	POWER	POWER	3.3V			PPSSD S0

DDR3 Vref

Physical	Spacing	Voltage	DIDT	NO_TEST	
Memory Vref					
PP3V3 S4 VREFMRGN_DAC	POWER	POWER	3.3V		PP3V3 S4 VREFMRGN_DAC
PP3V3 S4 VREFMRGN_CTRL	POWER	POWER	3.3V		PP3V3 S4 VREFMRGN_CTRL
PPDDRVRREF_DQ_MEM_A_S3	POWER_DDR	POWER_DDR	0.75V		PPDDRVRREF_DQ_MEM_A_S3
PPDDRVRREF_DQ_MEM_B_S3	POWER_DDR	POWER_DDR	0.75V		PPDDRVRREF_DQ_MEM_B_S3
PPDDRVRREF_CA_MEM_A_S3	POWER_DDR	POWER_DDR	0.75V		PPDDRVRREF_CA_MEM_A_S3
PPDDRVRREF_CA_MEM_B_S3	POWER_DDR	POWER_DDR	0.75V		PPDDRVRREF_CA_MEM_B_S3
CPU DIMM VREF_DAC_A	POWER_DDR	POWER_DDR	0.75V		CPU DIMM VREF_DAC_A
CPU DIMM VREF_DAC_B	POWER_DDR	POWER_DDR	0.75V		CPU DIMM VREF_DAC_B
CPU DDR VREF	POWER_DDR	POWER_DDR	0.75V		CPU DDR VREF

3.42V G3H

Physical	Spacing	Voltage	DIDT	NO_TEST	
3.42V G3H					
P3V42G3H_BOOST	POWER	VR_SWITCH	1.2V		P3V42G3H_BOOST
P3V42G3H_SW	POWER	VR_SWITCH	1.2V		P3V42G3H_SW
P3V42G3H_FB	VR_CTL_PHY	VR_CTL			P3V42G3H_FB
P3V42G3H_SHDN_L	VR_CTL_PHY	VR_CTL			P3V42G3H_SHDN_L
Output Bus					
PP3V42 G3H	POWER	POWER	3.425V		PP3V42 G3H

1.8V S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
1.8V S0					
REG PHASE P1V8S0	POWER	VR_SWITCH	5V		REG PHASE P1V8S0
REG P1V8S0_VFB	VR_CTL_PHY	VR_CTL			REG P1V8S0_VFB
REG P1V8S0_SYNCN	VR_CTL_PHY	VR_CTL			REG P1V8S0_SYNCN
Output Bus					
PP1V8 S0	POWER	POWER	1.8V		PP1V8 S0

HDD S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
HDD S0					
PPHDD S0	POWER	POWER	5V		PPHDD S0
PP5V S0 HDD	POWER	POWER	5V		PP5V S0 HDD

12V

Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus					
PP12V ACDC	POWER	POWER	12V		PP12V ACDC
FET Switched					
PP12V S5	POWER	POWER	12V		PP12V S5
PP12V S0	POWER	POWER	12V		PP12V S0
Sensed					
PP12V G3H	POWER	POWER	12V		PP12V G3H
PP12V S0 GPU CORE	POWER	POWER	12V		PP12V S0 GPU CORE
PP12V S0 GPU UNCORE	POWER	POWER	12V		PP12V S0 GPU UNCORE

Ground

Thunderbolt

Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTDP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C	*	=2x_DIELECTRIC	?
TBT_SPI	*	=2x_DIELECTRIC	?
TBTDP	*	=5x_DIELECTRIC	?
TBTDP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

Pairs should be within 100 mils of clock length.
Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing	
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK0 ML C P<3..0> 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK0 ML C N<3..0> 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK0 ML P<3..0> 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK0 ML N<3..0> 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK0 AUXCH C P 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK0 AUXCH C N 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK0 AUXCH P 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK0 AUXCH N 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK1 ML C P<3..0> 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK1 ML C N<3..0> 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK1 ML P<3..0> 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK1 ML N<3..0> 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK1 AUXCH C P 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK1 AUXCH C N 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK1 AUXCH P 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSNK1 AUXCH N 34
DP_85D	DP_85D	DISLAYPORT	DP TBTSEC ML P<3..0> 73
DP_85D	DP_85D	DISLAYPORT	DP TBTSEC ML N<3..0> 73
DP_85D	DP_85D	DISLAYPORT	DP TBTSEC ML C P<3..0> 73
DP_85D	DP_85D	DISLAYPORT	DP TBTSEC ML C N<3..0> 73
DP_85D	DP_85D	DISLAYPORT	DP TBTSEC AUXCH P 73
DP_85D	DP_85D	DISLAYPORT	DP TBTSEC AUXCH N 73
DP_85D	DP_85D	DISLAYPORT	DP TBTSEC AUX C P 73
DP_85D	DP_85D	DISLAYPORT	DP TBTSEC AUX C N 73
TBT_I2C_55S	TBT_I2C	=I2C_TBTTR_SCL	34 48
TBT_I2C_55S	TBT_I2C	=I2C_TBTTR_SDA	34 48
TBT_SBT_CLK	TBT_SBT_55S	TBT_SBT	TBT SPI CLK 34
TBT_SBT_MISO	TBT_SBT_55S	TBT_SBT	TBT SPI MISO 34
TBT_SBT_CS_L	TBT_SBT_55S	TBT_SBT	TBT SPI CS_L 34

*: Only used on hosts supporting T29 video-in

DisplayPort

Electrical Constraint Set	Physical	Spacing	
DP_85D	DP_85D	DISLAYPORT	DP INT EG ML P<1..0> 73
DP_85D	DP_85D	DISLAYPORT	DP INT EG ML N<1..0> 73
DP_85D	DP_85D	DISLAYPORT	DP INT EG AUX P 73
DP_85D	DP_85D	DISLAYPORT	DP INT EG AUX N 73
DP_85D	DP_85D	DISLAYPORT	DP INT EG AUX C P 73
DP_85D	DP_85D	DISLAYPORT	DP INT EG AUX C N 73
DP_85D	DP_85D	DISLAYPORT	DP INTPL ML C P<3..0> 73
DP_85D	DP_85D	DISLAYPORT	DP INTPL ML C N<3..0> 73
DP_85D	DP_85D	DISLAYPORT	DP INTPL ML P<3..0> 73
DP_85D	DP_85D	DISLAYPORT	DP INTPL ML N<3..0> 73
DP_85D	DP_85D	DISLAYPORT	DP INTPL AUX P 73
DP_85D	DP_85D	DISLAYPORT	DP INTPL AUX N 73
HDA	HDA	DP_INT_SPDIF_AUDIO	53 72

TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing	
TBT A R2D1	TBTDP_90D	TBTDP	TBT A R2D C P<1> 34 75
TBT A R2D1	TBTDP_90D	TBTDP	TBT A R2D C N<1> 34 75
TBT A R2D0	TBTDP_90D	TBTDP	TBT A R2D C P<0> 34 75
TBT A R2D0	TBTDP_90D	TBTDP	TBT A R2D C N<0> 34 75
TBT A R2D P<1..0>	TBTDP_90D	TBTDP	TBT A R2D P<1..0> 75
TBT A R2D N<1..0>	TBTDP_90D	TBTDP	TBT A R2D N<1..0> 75
DP TBTPA ML C P<1>	DP_85D	DISLAYPORT	DP TBTPA ML C P<1> 34 75
DP TBTPA ML C N<1>	DP_85D	DISLAYPORT	DP TBTPA ML C N<1> 34 75
DP TBTPA ML C P<3>	DP_85D	DISLAYPORT	DP TBTPA ML C P<3> 34 75
DP TBTPA ML C N<3>	DP_85D	DISLAYPORT	DP TBTPA ML C N<3> 34 75
DP TBTPA ML P<1>	DP_85D	DISLAYPORT	DP TBTPA ML P<1> 75
DP TBTPA ML N<1>	DP_85D	DISLAYPORT	DP TBTPA ML N<1> 75
DP TBTPA ML P<3>	DP_85D	DISLAYPORT	DP TBTPA ML P<3> 75
DP TBTPA ML N<3>	DP_85D	DISLAYPORT	DP TBTPA ML N<3> 75
DP A LSX ML P<1>	DP_85D	DISLAYPORT	DP A LSX ML P<1> 75
DP A LSX ML N<1>	DP_85D	DISLAYPORT	DP A LSX ML N<1> 75
TBT A D2R C P<1..0>	TBTDP_90D	TBTDP	TBT A D2R C P<1..0> 75
TBT A D2R C N<1..0>	TBTDP_90D	TBTDP	TBT A D2R C N<1..0> 75
TBT A D2R P<1>	TBTDP_90D	TBTDP	TBT A D2R P<1> 34 75
TBT A D2R N<1>	TBTDP_90D	TBTDP	TBT A D2R N<1> 34 75
TBT A D2R P<0>	TBTDP_90D	TBTDP	TBT A D2R P<0> 34 75
TBT A D2R N<0>	TBTDP_90D	TBTDP	TBT A D2R N<0> 34 75
DP TBTPA AUXCH C P	DP_85D	DISLAYPORT	DP TBTPA AUXCH C P 34 75
DP TBTPA AUXCH C N	DP_85D	DISLAYPORT	DP TBTPA AUXCH C N 34 75
DP TBTPA AUXCH P	DP_85D	DISLAYPORT	DP TBTPA AUXCH P 75
DP TBTPA AUXCH N	DP_85D	DISLAYPORT	DP TBTPA AUXCH N 75
DP A AUXCH DDC P	DP_85D	DISLAYPORT	DP A AUXCH DDC P 75
DP A AUXCH DDC N	DP_85D	DISLAYPORT	DP A AUXCH DDC N 75
TBT A D2R1 AUXDDC P	TBTDP_90D	TBTDP	TBT A D2R1 AUXDDC P 75
TBT A D2R1 AUXDDC N	TBTDP_90D	TBTDP	TBT A D2R1 AUXDDC N 75
TBT B R2D C P<1>	TBTDP_90D	TBTDP	TBT B R2D C P<1> 34 76
TBT B R2D C N<1>	TBTDP_90D	TBTDP	TBT B R2D C N<1> 34 76
TBT B R2D C P<0>	TBTDP_90D	TBTDP	TBT B R2D C P<0> 34 76
TBT B R2D C N<0>	TBTDP_90D	TBTDP	TBT B R2D C N<0> 34 76
TBT B R2D P<1..0>	TBTDP_90D	TBTDP	TBT B R2D P<1..0> 76
TBT B R2D N<1..0>	TBTDP_90D	TBTDP	TBT B R2D N<1..0> 76
DP TBTBP ML C P<1>	DP_85D	DISLAYPORT	DP TBTBP ML C P<1> 34 76
DP TBTBP ML C N<1>	DP_85D	DISLAYPORT	DP TBTBP ML C N<1> 34 76
DP TBTBP ML C P<3>	DP_85D	DISLAYPORT	DP TBTBP ML C P<3> 34 76
DP TBTBP ML C N<3>	DP_85D	DISLAYPORT	DP TBTBP ML C N<3> 34 76
DP TBTBP ML P<1>	DP_85D	DISLAYPORT	DP TBTBP ML P<1> 76
DP TBTBP ML N<1>	DP_85D	DISLAYPORT	DP TBTBP ML N<1> 76
DP TBTBP ML P<3>	DP_85D	DISLAYPORT	DP TBTBP ML P<3> 76
DP TBTBP ML N<3>	DP_85D	DISLAYPORT	DP TBTBP ML N<3> 76
DP B LSX ML P<1>	DP_85D	DISLAYPORT	DP B LSX ML P<1> 76
DP B LSX ML N<1>	DP_85D	DISLAYPORT	DP B LSX ML N<1> 76
TBT B D2R C P<1..0>	TBTDP_90D	TBTDP	TBT B D2R C P<1..0> 76
TBT B D2R C N<1..0>	TBTDP_90D	TBTDP	TBT B D2R C N<1..0> 76
TBT B D2R P<1>	TBTDP_90D	TBTDP	TBT B D2R P<1> 34 76
TBT B D2R N<1>	TBTDP_90D	TBTDP	TBT B D2R N<1> 34 76
TBT B D2R P<0>	TBTDP_90D	TBTDP	TBT B D2R P<0> 34 76
TBT B D2R N<0>	TBTDP_90D	TBTDP	TBT B D2R N<0> 34 76
DP TBTBP AUXCH C P	DP_85D	DISLAYPORT	DP TBTBP AUXCH C P 34 76
DP TBTBP AUXCH C N	DP_85D	DISLAYPORT	DP TBTBP AUXCH C N 34 76
DP TBTBP AUXCH P	DP_85D	DISLAYPORT	DP TBTBP AUXCH P 76
DP TBTBP AUXCH N	DP_85D	DISLAYPORT	DP TBTBP AUXCH N 76
DP B AUXCH DDC P	DP_85D	DISLAYPORT	DP B AUXCH DDC P 76
DP B AUXCH DDC N	DP_85D	DISLAYPORT	DP B AUXCH DDC N 76
TBT B D2R1 AUXDDC P	TBTDP_90D	TBTDP	TBT B D2R1 AUXDDC P 76
TBT B D2R1 AUXDDC N	TBTDP_90D	TBTDP	TBT B D2R1 AUXDDC N 76

SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
TBT/DP Constraints			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	111 OF 113
		SHEET	89 OF 90

Backlight Controller

BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

BLC-specific Spacing Definitions

BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	0.45mm	1000

Constraints

BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_CTL	*	BLC_CTL_ISO
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

Is it chel'oh or sel'oh?

Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus				
POWER	POWER	12V		PP12V_BKLT_SNS
POWER	POWER	12V		PP12V_BKLT_FUSED
POWER	POWER	12V		PP12V_S0_BKLT_FLT
POWER	POWER	12V		PP12V_S0_BKLT_PWR
POWER	POWER	12V		PP12V_S0_BKLT_PWR_R
POWER	POWER	5V		PP5V_S0_BKLT_R
POWER	POWER	1.3V		PP1V3_S0_BKLT_VDDIO_R
Local Ground				
BLC_CTL_PHY	BLC_PHASE	0V		GND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		PGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		DGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		LGND_BKLT
Backlight				
POWER_BLC	BLC_PHASE	80V	TRUE	BKLT_PHASE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE_R
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_SNUBBER
BLC_CTL_PHY	BLC_PHASE	12V	TRUE	BKLT_SW_R
BLC_CTL_PHY	BLC_CTL			BKLT_ISET
BLC_CTL_PHY	BLC_CTL			BKLT_FLT
BLC_CTL_PHY	BLC_CTL			BKLT_FLT_RC
SNS_DIEF_PHY	SENSE			BKLT_SW_P
SNS_DIEF_PHY	SENSE			BKLT_SW_N
SENSE				BKLT_FB
BLC_HV		67V		BKLT_FB_XW
BLC_HV		67V		BKLT_FB_R
POWER_BLC_RET	BLC_CTL			BKLT_ISEN1
POWER_BLC_RET	BLC_CTL			BKLT_ISEN2
POWER_BLC_RET	BLC_CTL			BKLT_ISEN3
POWER_BLC_RET	BLC_CTL			BKLT_ISEN4
POWER_BLC_RET	BLC_CTL			BKLT_ISEN5
POWER_BLC_RET	BLC_CTL			BKLT_ISEN6
POWER_BLC_RET	BLC_HV			BKLT_ISEN1_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN2_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN3_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN4_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN5_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN6_R
POWER_BLC_RET	BLC_HV			LED_RETURN_1
POWER_BLC_RET	BLC_HV			LED_RETURN_2
POWER_BLC_RET	BLC_HV			LED_RETURN_3
POWER_BLC_RET	BLC_HV			LED_RETURN_4
POWER_BLC_RET	BLC_HV			LED_RETURN_5
POWER_BLC_RET	BLC_HV			LED_RETURN_6
Output Bus				
POWER_BLC	BLC_HV	67V		BKLT_BOOST
POWER_BLC	BLC_HV	67V		BKLT_BOOST_1
POWER_BLC	BLC_HV	67V		BKLT_BOOST_2

Cello Miscellaneous

Electrical Constraint Set	Physical	Spacing
SPI	SMB_PHY	SMB
SMB	SMB_PHY	SMB
SMB	SMB_PHY	SMB
		BKLT_SCL
		BKLT_SDA

SYNC_MASTER=D7_MLB SYNC_DATE=01/19/2012

BLC Constraints

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 113 OF 113

SHEET: 90 OF 90