

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# K62 MLB

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2011-02-08

LAST\_MODIFIED= Tue Feb 8 15:20:30 2011


Page	Contents	Sync	Date
1	Table of Contents	K60	05/21/2009
2	System Block Diagram	K62_SLIJ	01/09/2011
3	Power Block Diagram	K62_JERRY	01/09/2011
4	BOM Configuration	K62_AARON	N/A
5	DEBUG LEDS	K62_AARON	07/01/2009
6	Power Conn / Alias	K62_AARON	12/30/2010
7	Holes	K62_AARON	11/30/2009
8	UNUSED SIGNAL ALIAS	K62_SLIJ	01/09/2011
9	Signal Aliases	K62_SLIJ	09/11/2010
10	CPU DMI/PEG/FDI/RSVD	K62_ROBITA	01/09/2011
11	CPU CLOCK/MISC/JTAG	K62_ROBITA	01/09/2011
12	CPU DDR3 INTERFACES	K62_ROBITA	01/09/2011
13	CPU POWER	K62_ROBITA	01/09/2011
14	CPU GROUNDS	K62_ROBITA	01/09/2011
15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	K62_SLIJ	01/09/2011
16	CPU NON-GFX DECOUPLING	K62_AARON	N/A
17	GFX DECOUPLING & PCH PWR ALIAS	K62_AARON	11/30/2009
18	PCH SATA/PCIE/CLK/LPC/SPI	K62_SLIJ	01/09/2011
19	PCH DMI/FDI/GRAPHICS	K62_SLIJ	01/09/2011
20	PCH PCI/FLASHCACHE/USB	K62_SLIJ	01/09/2011
21	PCH MISC	K62_SLIJ	01/09/2011
22	PCH POWER	K60_SLIJ	07/01/2009
23	PCH GROUNDS	K62_AARON	07/01/2009
24	PCH DECOUPLING	K62_AARON	01/09/2011
25	CPU & PCH XDP	K62_SLIJ	01/09/2011
26	CLOCK (CK505)	K62_ROBITA	01/09/2011
27	CHIPSET SUPPORT	K62_SLIJ	01/09/2011
28	DDR3 VREF MARGINING	K62_ROBITA	01/09/2011
29	MEMORY CAPS	K62_ROBITA	01/09/2011
30	DDR3 SO-DIMM 0 & 2	K62_ROBITA	01/09/2011
31	DDR3 SO-DIMM 1 & 3	K62_ROBITA	01/09/2011
32	DDR3 SUPPORT AND BITSWAPS	K62_ROBITA	01/09/2011
33	PCI-E Wireless Connector	K62_AARON	07/16/2009
34	USB HUB 1	K62_SLIJ	11/14/2010
35	USB HUB 2	K62_SLIJ	11/14/2010
36	CAESAR IV SUPPORT	K62_MARK	01/09/2011
37	ETHERNET PHY (CAESAR IV)	K62_MARK	01/09/2011
38	Ethernet Connector	K62_MARK	01/09/2011
39	FireWire LLC/PHY (FW643)	K62_ROBITA	01/09/2011
40	FireWire: 1394B MISC	K62_ROBITA	01/09/2011
41	FIREWIRE CONNECTOR	K62_ROBITA	01/09/2011
42	SATA Connectors	K62_JERRY	01/09/2011
43	EXTERNAL USB CONNECTORS	K62_JERRY	01/09/2011
44	Internal USB Connections	K62_JERRY	01/09/2011
45	SD READER CONNECTOR	K62_MARK	01/09/2011
46	SMC	K62_JERRY	01/09/2011
47	SMC Support	K62_JERRY	01/09/2011
48	LPC+SPI Debug Connector	K62_AARON	11/30/2009

Page	Contents	Sync	Date
49	SMBUS CONNECTIONS	K62_MARK	01/09/2011
50	CPU/PCH/GPU POWER SENSE	K62_MARK	01/09/2011
51	HDD OOB SENSE	K62_MARK	01/09/2011
52	TEMP SENSORS	K62_MARK	01/09/2011
53	HD AND OD FAN	K62_JERRY	01/09/2011
54	CPU FAN	K62_JERRY	01/09/2011
55	SPI ROM	K62_AARON	11/30/2009
56	AUDIO: CODEC/REGULATOR	K62_DAVID	01/09/2011
57	AUDIO: FILTER/BUFFER	K62_DAVID	01/09/2011
58	AUDIO: SPEAKER AMP_1	K62_DAVID	01/09/2011
59	AUDIO: SPEAKER AMP	K62_DAVID	01/09/2011
60	Audio: MLB to I/O Conn.	K62_DAVID	01/09/2011
61	AUDIO: Detects/Grounding	K62_DAVID	01/09/2011
62	AUDIO: Mikey	K62_DAVID	01/09/2011
63	POWER SEQUENCING ENABLES	K62_SLIJ	01/09/2011
64	POWER SEQUENCING PGOOD	K62_SLIJ	01/09/2011
65	VREG: PVPVORE_S0_CPU	K62_AARON	N/A
66	VREG: CPU CORE - PHASES 1-3	K62_AARON	N/A
67	VREG:AXG PHASE/CORE - CAPS	K62_AARON	N/A
68	1V05 REGULATOR	K62_AARON	12/08/2009
69	CPU VCCSA REGULATOR	K62_AARON	12/08/2009
70	CPU 3P/4P BOM OPTIONS	K62_AARON	12/08/2009
71	5V_S3 / 3V3_S5 VREGS	K62_AARON	12/08/2009
72	1.5V / 1.8V VREGS	K62_AARON	11/30/2009
73	3.42 G3HOT SUPPLY	K62_AARON	N/A
74	S3+S0 FETS	K62_AARON	04/07/2010
75	12V_S0 & 12V_S5 switch	K62_JERRY	01/09/2011
76	MXM PCIe, DP & Power	K62_AARON	N/A
77	MXM I/O	K62_AARON	N/A
78	MXM PCIE CAPS	K62	N/A
79	DP ALIAS	K62_AARON	N/A
80	GREEN CLOCK	K62_AARON	N/A
81	T29 POWER	K62_AARON	(MASTER)
82	Display: Int DP Connector	K62_AARON	N/A
83	2V9/3V3/12V POWER SWITCH	K62_AARON	N/A
84	Internal DP MUXing	K62_AARON	N/A
85	DisplayPort/T29 A MUXing	(MASTER)	(MASTER)
86	DisplayPort/T29 A Connector	(MASTER)	(MASTER)
87	DisplayPort/T29 B MUXing	(MASTER)	(MASTER)
88	DisplayPort/T29 B Connector	(MASTER)	(MASTER)
89	T29 Host (1 of 2)	(MASTER)	(MASTER)
90	T29 Host (2 of 2)	(MASTER)	(MASTER)
91	K60/K62 RULE DEFINITIONS	K62_AARON	06/08/2010
92	Memory Constraints	K62_ROBITA	01/09/2011
93	PCIE/DMI/FDI/SATA CONSTRAINTS	K62_ROBITA	01/09/2011
94	IBEX PEAK CONSTRAINTS	K62_SLIJ	01/09/2011
95	USB/ENET/SD/FW/AUD CONSTRAINTS	K62_MARK	01/09/2011
96	GRAPHICS CONSTRAINTS	K62_AARON	06/11/2010
97	SMC Constraints	K62_JERRY	01/09/2011
98	POWER CONSTRAINTS	K62_JERRY	01/09/2011
99	T29 CONSTRAINTS	K62_AARON	06/11/2010
100	PM RESETS ENABLES PGOOD CONST	K62_JERRY	01/09/2011
101	K60/K62 ICT/FCT	K62_AARON	N/A

DRAWING TITLE		SCH, K62, MLB	
Apple Inc.	DRAWING NUMBER	051-8442	SIZE D
	REVISION	10.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED.			
PAGE	1 OF 110		
SHEET	1 OF 101		



# K75F AC/DC POWER SUPPLY (SPEC:310W)



SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
<b>Power Block Diagram</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8442	D
		REVISION	
		10.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		3 OF 110	
		SHEET	
		3 OF 101	

### BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-1226	PCBA,MLB,DEV,K62	DEVELOPMENT,DEV_GROUP
639-1769	PCBA,MLB,K62,2.8G,4C,PRQ,P2_ODD	K62,2P8GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P2,YES_DBG
639-1770	PCBA,MLB,K62,3.1G,4C,PRQ,P2_ODD	K62,3P1GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P2,YES_DBG
639-1771	PCBA,MLB,K62,3.4G,4C,PRQ,P2_ODD	K62,3P4GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P2,YES_DBG
639-2186	PCBA,MLB,K62,2.8G,4C,PRQ,P2_ODD,NO_DBG	K62,2P8GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P2,NO_DBG
639-2187	PCBA,MLB,K62,3.1G,4C,PRQ,P2_ODD,NO_DBG	K62,3P1GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P2,NO_DBG
639-2188	PCBA,MLB,K62,3.4G,4C,PRQ,P2_ODD,NO_DBG	K62,3P4GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P2,NO_DBG
639-2124	PCBA,MLB,K62,2.8G,4C,PRQ,P1_ODD	K62,2P8GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P1,YES_DBG
639-2121	PCBA,MLB,K62,3.1G,4C,PRQ,P1_ODD	K62,3P1GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P1,YES_DBG
639-2123	PCBA,MLB,K62,3.4G,4C,PRQ,P1_ODD	K62,3P4GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P1,YES_DBG
639-2129	PCBA,MLB,K62,2.8G,4C,PRQ,P1_ODD,NO_DBG	K62,2P8GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P1,NO_DBG
639-2131	PCBA,MLB,K62,3.1G,4C,PRQ,P1_ODD,NO_DBG	K62,3P1GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P1,NO_DBG
639-2130	PCBA,MLB,K62,3.4G,4C,PRQ,P1_ODD,NO_DBG	K62,3P4GHZ_SNB_CPU,BASIC1,BASIC2,CPUVCORE-4PH,ODD_SATA:P1,NO_DBG

### BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC1	COMMON,ALTERNATE,MXM,FCIM,CPU_LV5_SENSE,CPU_VCCSA_SENSE,1V05_PCH_SENSE
BASIC2	HUB_USX2061,AP,BT,IR,T29,VAXG,PRODUCTION
DEV_GROUP	VREFMRGN_A,VREFMRGN_B,DIMM_LV5_SENSE
YES_DBG	XDP,XDP_CONN,XDP_CPU_BPM,MOJOMUX:YES,LPCPLUS:YES
NO_DBG	MOJOMUX:NO,LPCPLUS:NO

### COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33784088	1	IC,CONGAR POINT,SL74F,8D82268,PRQ,B3	U1800	CRITICAL	
35383055	2	IC,P13VEDP212,X2 DP MIX,QFN	U9390,U9590	CRITICAL	
33880753	1	IC,FW643,1394B_PCIE,PHY/LINK	U4100	CRITICAL	
825-7122	1	MLB LABEL,48.0X4.8	X14	CRITICAL	
34380534	1	IC,BCM57765,ENET&SD,8X8	U3900	CRITICAL	
RAW: 335S0807	1	FLASH,EFI BOOTROM,K60/K62	U6100	CRITICAL	
RAW: 335S0539	1	SFLASH ENET 2MBIT,CIV	U3990	CRITICAL	
33880945	1	T29 ROUTER, IC, ASSP	U9700	CRITICAL	T29
34170329	1	IC,T29 SERIAL EEPROM	U9790	CRITICAL	T29
RAW: 33783997	2	IC,MCU,32B,LPC1112A,16KB/2KB,HVQFN25	U9330,U9530	CRITICAL	T29
RAW: 33880878	1	IC,SMC,K62	U4900	CRITICAL	

### CPU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33784042	1	SNB,S800D,PRQ,D2,2.8,95W,4+1.6M,LGA	CPU	CRITICAL	2P8GHZ_SNB_CPU
33784040	1	SNB,S800Q,PRQ,D2,3.1,95W,4+1.6M,LGA	CPU	CRITICAL	3P1GHZ_SNB_CPU
33784041	1	SNB,S800B,PRQ,D2,3.4,95W,4+1.8M,LGA	CPU	CRITICAL	3P4GHZ_SNB_CPU

### K62 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8442	1	SCH,MLB,K62	SCH1		K62
820-2828	1	PCBP,MLB,K62	MLB1		K62

### K62 ALTERNATE PARTS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
12880298	12880293		ALL	330UF
37180679	37180652		ALL	PIN DIODE
37780107	37780066		ALL	USB DIODE
37680972	37680612		ALL	ROHM TRA-BJT

### CPU SOCKET & ILM SUB-BOMS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
51180071	1	SOCKET,LGA1155,CPU-LF	U1000	CRITICAL	TYCO_SOCKET
604-1474	1	ASSY,PURCHASED,ILM,TYCO	ILM	CRITICAL	TYCO_SOCKET
51180073	1	SOCKET,LGA1155,CPU-LF	U1000	CRITICAL	MOLEX_SOCKET
604-1161	1	ASSY,PURCHASED,ILM,MOLEX	ILM	CRITICAL	MOLEX_SOCKET


BOM NUMBER	BOM NAME	BOM OPTIONS
085-2451	SUB ASSY,CPU SOCKET,K62,TYCO	TYCO_SOCKET
085-2450	SUB ASSY,CPU SOCKET,K62,MOLEX	MOLEX_SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
085-2451	1	TYCO CPU SOCKET AND ILM	SKT_ILM	CRITICAL	


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
085-2450	085-2451		SKT_ILM	MOLEX ALTERNATE

### BOARD STACK-UP


TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

SYNC MASTER=K62_AARON		SYNC DATE=N/A	
<b>BOM Configuration</b>			
 Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	4 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	4 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


S5 Led




ALL\_SYS\_PWRGD Led











MXM PWR GOOD Led



VIDEO ON Led




PROTO DEBUG LEDS ARE SHOWN BELOW



PAGE TITLE		SYNC MASTER=K62 AARON		SYNC DATE=07/01/2009	
<b>DEBUG LEDS</b>					
Apple Inc.		DRAWING NUMBER	051-8442	SIZE	D
		REVISION	10.1.0		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		BRANCH			
		PAGE	5 OF 110		
		SHEET	5 OF 101		


POWER SUPPLY TO MLB

518-0352



PLACE C610 CLOSE TO CONNECTOR  
PLACE C613 CLOSE TO CONNECTOR  
PLACE C614 CLOSE TO CONNECTOR  
PLACE C612 CLOSE TO CONNECTOR

MLB TO BLC



FET DIODE IS S TO D (FACES BLC WHICH 3V3 RISERS BEFORE MLB 3V3).

BLC SDA/SCL ISOLATION CIRCUIT

- PP0V75\_S0
PPVTT\_S0\_DDR
PPV75\_S0\_MEM\_VTT\_B
PPV75\_S0\_MEM\_VTT\_A
PPVCORE\_S0\_CPU\_REG
PPVCORE\_S0\_CPU
PPVAXG\_S0\_REG
PPVAXG\_S0\_CPU
PP1V05\_S0\_REG
PP1V05\_S0\_PWR
PPVCCIO\_S0\_XDP
PPVCCIO\_S0\_CPU
PPVCCIO\_S0\_SMC
PP1V05\_S0\_PCH\_PWR
PPVCCSA\_S0\_INPUT\_PWR
PP1V05\_S0\_PCH\_SNS
PP1V05\_S0\_PCH\_VCC\_DMI
PP1V05\_S0\_PCH\_VCCADPLL
PP1V05\_S0\_PCH\_VCCIO\_DMI
PP1V05\_S0\_PCH\_VCCIO\_SATA
PP1V05\_S0\_PCH\_VCCIO\_PCIE
PP1V05\_S0\_PCH\_VCC\_CORE
PP1V05\_S0\_PCH\_VCCIO\_USB
PP1V05\_S0\_PCH\_VCCSSC
PP1V05\_S0\_PCH\_V\_PROC\_IO
PP1V05\_S0\_P1V05T29FET
PPVCCSA\_S0\_INPUT\_VCCSA
PPVCCIO\_S0\_CPU\_VCCSA
PPVCCSA\_S0\_CPU
PPVCCSA\_S0\_FET
PPVCCSA\_S0\_CPU
PPVCCSA\_S0\_PWRCTL
PP1V5\_S0
PP1V5\_S0\_FET
PP1V5\_S0\_AUD\_DIG
PP1V5\_S0\_CK505
PP1V5\_S0\_MINI
PP1V5\_S0\_PWR
PP1V5\_S0\_DP
PP1V5\_S0\_CPU\_MEM
PP1V5\_S0\_CPU\_MEM\_SNS
PP1V5\_S0\_CPU\_MEM
PP3V3\_S0
PP3V3\_S0\_FET
PP3V3\_S0\_PCH
PP3V3\_S0\_FAN
PP3V3\_S0\_PCH\_VCCADAC
PPSPD\_S0\_MEM\_A
PPSPD\_S0\_MEM\_B
PP3V3\_S0\_AUDIO
PP3V3R1V5\_S0\_PCH\_VCCSUS3
PP3V3\_S0\_SMBUS
PP3V3\_S0\_SMC\_LS
PP3V3\_S0\_SMC\_O
PP3V3\_S0\_SMBUS\_SMC\_B
PP3V3\_S0\_SMBUS\_SMC\_MGMT
PP3V3\_S0\_MXM
PP3V3\_S0\_ODD
PP3V3\_S0\_SATALED
PP3V3\_S0\_SENSE
PP3V3\_S0\_PWRCTL
PP3V3\_S0\_PCH\_VCC3\_3\_GPIO
PP3V3\_S0\_FWPHY
PP3V3\_S0\_DP
PP3V3\_S0\_PCH\_VCC3\_3\_PCI
PP3V3\_S0\_CK505
PP3V3\_S0\_PCH\_GPIO
PP3V3\_S0\_PCH\_STRAPS
PP3V3\_S0\_PCH\_VCC3\_3\_SATA
PP3V3\_S0\_RSTBUF
PP3V3\_S0\_PCH\_PM
PP3V3\_S0\_SMBUS\_SMC\_BSA
PP3V3\_S0\_SDCARD
PP3V3\_S0\_P1V05\_VREG
PP3V3\_S0\_PCH\_VCC3V3
PP3V3\_S0\_VRD
PP3V3\_S0\_LED
PP3V3\_S0\_P3V3T29FET
PP3V3\_S0\_DPSDRVA
PP3V3\_S0\_DPSDRVB
PP3V3\_S0\_INTDMUX
PP3V3\_S0\_INTDMUX
PP3V3\_S0\_T29PWRCTL
PP3V3\_S0\_T29I2C
PP3V3\_S0\_ENET\_PHY

"S0" RAILS

ONLY ON IN RUN

- PP1V8\_S0
PP1V8\_S0\_REG
PP3V3R1V5\_S0\_PCH\_VCCDTERM
PP1V8R1V5\_S0\_PCH\_VCCVRM
PP1V8\_S0\_CPU\_PLL
PP1V8\_S0\_PCH
PP1V8\_S0\_PWRCTL
PP5V\_S0
PP5V\_S0\_FET
PP5V\_S0\_AUDIO
PP5V\_S0\_SATA
PP5V\_S0\_MXM
PP5V\_S0\_VRD
PP5V\_S0\_ISENSE
PP5V\_S0\_PCH
PP5V\_S0\_P1V05\_VREG
PP5V\_S0\_LPCPLUS
PP5V\_S0\_P1V8\_REG
PP12V\_S0
PP12V\_S0\_PS
PP12V\_S0\_AUDIO\_SPKRAMP
PP12V\_S0\_VRD
PP12V\_S0\_MXM\_PWR
PP12V\_S0\_LCD
PP12V\_S0\_P1V05\_VREG
PP12V\_S0\_PWRCTL
PP12V\_S0\_SENSE
PP12V\_S0\_FW
PP12V\_S0\_CPU\_VCCSA
PP12V\_S0\_SATA
PP12V\_S0\_FAN
PP12V\_S0\_MXM
PP12V\_S0\_MXM\_SNS
PP12V\_S0\_MXM

"S3" RAILS

ON IN RUN AND SLEEP

- PP1V5\_S3
PP1V5\_S3\_REG
PP1V5\_S3\_MEM\_PWR
PP1V5\_S3\_SOFET
PP1V5\_S3\_MEM
PP1V5\_S3\_MEM\_SNS
PP1V5\_S3\_MEMRESET
PP1V5\_S3\_MEM\_A
PP1V5\_S3\_MEM\_B
PP3V3\_S3
PP3V3\_S3\_FET
PP3V3\_S3\_BT
PP3V3\_S3\_SMBUS\_SMC\_A
PP3V3\_S3\_MINI
PP3V3\_S3\_PWRCTL
PP3V3\_S3\_MEMRESET
PP3V3\_S3\_USB\_HUB
PP3V3\_S3\_ENET\_PHY
PP3V3\_S3\_SDCARD
PP3V3\_S3\_VREFMRGN
PP3V3\_S3\_LED
PP3V3\_S3\_SW\_DPAWR
PP3V3\_S3\_SW\_DPAWR
PP3V3\_S3\_SYSC1K
PP3V3\_S3\_P3V3R2V9\_REG\_A
PP3V3\_S3\_P3V3R2V9\_REG\_B
PP3V3\_S3\_PCH
PP5V\_S3
PP5V\_S3\_REG
PP5V\_S3\_USB
PP5V\_S3\_SOFET
PP5V\_S3\_CAMERA
PP5V\_S3\_IR
PP5V\_S3\_MEMRESET
PP5V\_S3\_DDR\_VREG
PP5V\_S3\_VREFMRGN
PP5V\_S3\_P3V3R2V9\_REG\_A
PP5V\_S3\_P3V3R2V9\_REG\_B

"S5" RAILS

ALWAYS ON WHEN UNIT HAS AC POWER AND IN S5

- PP3V3\_S5
PP3V3\_S5\_REG
PP3V3\_S5\_PCH
PP3V3\_S5\_PCH\_GPIO
PP3V3\_S5\_ROM
PP3V3\_S5\_PCH\_VCCSUS3\_3\_USB
PP3V3\_S5\_PWRCTL
PP3V3\_S5\_S3FET
PP3V3\_S5\_SOFET
PP3V3\_S5\_PCH\_STRAPS
PP3V3\_S5\_XDP
PP3V3\_S5\_LPCPLUS
PP3V3\_S5\_PCH\_VCCDSW
PP3V3\_S5\_USB\_HUB
PP3V3\_S5\_CPU\_VCCSA
PP3V3\_S5\_PCH\_VCCSPI
PP3V3\_S5\_VRD
PP3V3\_S5\_LED
PP3V3\_S5\_MEMRESET
PP3V3\_S5\_RSTBUF
PP3V3\_S5\_SMCUSBMUX
PP3V3\_S5\_P3V3R2V9\_A
PP3V3\_S5\_P3V3R2V9\_B
PP3V3R1V5\_S5\_PCH\_VCCSUS3

PP5V\_S5

- PP5V\_S5\_LDO
PP5V\_S5\_PCH

PP12V\_S5

- PP12V\_S5\_FET
PP12V\_S5\_DDR\_VREG
PP12V\_S5\_P5V3\_VREG
PP12V\_S5\_PWRCTL
PP12V\_S5\_T29\_A
PP12V\_S5\_T29\_B

"G3H" RAILS

ALWAYS ON WHEN UNIT HAS AC POWER AND IN G3HOT PER SMC

- PP3V42\_G3H
PP3V42\_G3H\_REG
PP3V3\_G3H\_RTC\_D
PP3V3\_G3H\_SMC
PP3V3\_G3H\_SMCUSBMUX
PP3V3\_G3H\_LPCPLUS

PP12V\_G3H

- PP12V\_G3H\_ACDC
PP12V\_G3H\_S5\_FET
PP12V\_G3H\_3V42

T29 RAILS

- PP3V3\_S0\_T29
PP3V3\_T29\_FET
PP3V3\_T29\_RTR
PP1V05\_S0\_T29
PP1V05\_T29\_FET
PP1V05\_T29\_RTR
PP1V05\_T29


GND RAILS

- GND
MIN\_LINE\_WIDTH=0.6MM
MIN\_NECK\_WIDTH=0.2MM
VOLTAGE=0V
MAKE\_BASE=TRUE
NET\_SPACING\_TYPE=GND
MAX\_NECK\_LENGTH=4.1MM

Power Conn / Alias
Apple Inc.
DRAWING NUMBER: 051-8442
REVISION: 10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


CPU Heatsink

4mm Plated Holes (998-0850)



DIMM CONNECTOR NUTS

Nuts (805-9582)



PCH HEATSINK MTG HOLES (NON-PLATED HOLE ON PCB ONLY)

Rear Cover


STANDOFFS (WAS 860-1255 BUT NOW REPLACED WITH 860-1430)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
860-1430	6	STANDOFF,MLB,K60/K62	SDF0713,SDF0714,SDF0715,SDF0717,SDF0718,SDF0719	COMMON


Backer Plate

Nuts (835-0269)



For EMC

EMC Spring (870-1577); Near DIMMs



EMC POGO Pins (870-1698); Near DIMMs



SYNC MASTER=K62, AARON		SYNC DATE=11/30/2009	
Holes			
		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 110
		SHEET	7 OF 101

UNUSED CPU SIGNALS

TP CPU RSVD<16..1> == NC CPU RSVD<16..1>
TP CPU RSVD<46..19> == NC CPU RSVD<46..19>

NC ON UNUSED PCIE ALIASES

TP PCIE CLK100M PE5P == NC PCIE CLK100M PE5P
TP PCIE CLK100M PE5N == NC PCIE CLK100M PE5N
TP PCIE CLK100M PE6P == NC PCIE CLK100M PE6P
TP PCIE CLK100M PE6N == NC PCIE CLK100M PE6N
TP PCIE CLK100M PE7P == NC PCIE CLK100M PE7P
TP PCIE CLK100M PE7N == NC PCIE CLK100M PE7N

NC ON UNUSED DISPLAY ALIASES

TP CRT IG DDC CLK == NC CRT IG DDC CLK
TP CRT IG DDC DATA == NC CRT IG DDC DATA
TP CRT IG RED == NC CRT IG RED
TP CRT IG GREEN == NC CRT IG GREEN
TP CRT IG BLUE == NC CRT IG BLUE
TP CRT IG HSYNC == NC CRT IG HSYNC
TP CRT IG VSYNC == NC CRT IG VSYNC

NC ON UNUSED FDI ALIASES

TP CPU FDI TX N<7..0> == NC CPU FDI TXN<7..0>
TP CPU FDI TX P<7..0> == NC CPU FDI TXP<7..0>
TP PCH FDI RX N<7..0> == NC PCH FDI RXN<7..0>
TP PCH FDI RX P<7..0> == NC PCH FDI RXP<7..0>

NC ON UNUSED PCI ALIASES

TP PCI AD<31..0> == NC PCI AD<31..0>
TP PCI C BE L<3..0> == NC PCI C BE L<3..0>
TP PCI PAR == NC PCI PAR
TP PCI RESET L == NC PCI RESET L
TP LPC DREQ0 L == NC LPC DREQ0 L

NC ON UNUSED SATA ALIASES

TP SATA D D2RN == NC SATA D D2RN
TP SATA D D2RP == NC SATA D D2RP
TP SATA D R2D CN == NC SATA D R2D CN
TP SATA D R2D CP == NC SATA D R2D CP
TP SATA E D2RN == NC SATA E D2RN
TP SATA E D2RP == NC SATA E D2RP
TP SATA E R2D CN == NC SATA E R2D CN
TP SATA E R2D CP == NC SATA E R2D CP
TP SATA F D2RN == NC SATA F D2RN
TP SATA F D2RP == NC SATA F D2RP
TP SATA F R2D CN == NC SATA F R2D CN
TP SATA F R2D CP == NC SATA F R2D CP

NC ON UNUSED MEM ALIASES

TP MEM A DO CB<7..0> == NC MEM A DO CB<7..0>
TP MEM A DOS N<8> == NC MEM A DOSN<8>
TP MEM A DOS P<8> == NC MEM A DOSP<8>
TP MEM B DO CB<7..0> == NC MEM B DO CB<7..0>
TP MEM B DOS N<8> == NC MEM B DOSN<8>
TP MEM B DOS P<8> == NC MEM B DOSP<8>

NC ON UNUSED USB ALIASES

TP USB 1N == NC USB 1N
TP USB 1P == NC USB 1P
TP USB 2N == NC USB 2N
TP USB 2P == NC USB 2P
TP USB 3N == NC USB 3N
TP USB 3P == NC USB 3P
TP USB 4N == NC USB 4N
TP USB 4P == NC USB 4P
TP USB 5N == NC USB 5N
TP USB 5P == NC USB 5P
TP USB 6N == NC USB 6N
TP USB 6P == NC USB 6P
TP USB 7N == NC USB 7N
TP USB 7P == NC USB 7P
TP USB 10N == NC USB 10N
TP USB 10P == NC USB 10P
TP USB 11N == NC USB 11N
TP USB 11P == NC USB 11P
TP USB 12N == NC USB 12N
TP USB 12P == NC USB 12P
TP USB 13N == NC USB 13N
TP USB 13P == NC USB 13P

NC ON UNUSED MISC ALIASES



TP HDA SDIN1 == NC HDA SDIN1
TP HDA SDIN2 == NC HDA SDIN2
TP HDA SDIN3 == NC HDA SDIN3
TP PCH PWM0 == NC PCH PWM0
TP PCH PWM1 == NC PCH PWM1
TP PCH PWM2 == NC PCH PWM2
TP PCH PWM3 == NC PCH PWM3
TP PCH SST == NC PCH SST
TP PCH CL CLK1 == NC PCH CL CLK1
TP PCH CL DATA1 == NC PCH CL DATA1
TP PCH CL RST1 == NC PCH CL RST1

TP SDVO TVCLKINN == NC SDVO TVCLKINN
TP SDVO TVCLKINP == NC SDVO TVCLKINP
TP SDVO STALLN == NC SDVO STALLN
TP SDVO STALLP == NC SDVO STALLP
TP SDVO INTN == NC SDVO INTN
TP SDVO INTP == NC SDVO INTP
TP PCH L BKLCTCTL == NC PCH L BKLCTCTL
TP PCH L BKLITEN == NC PCH L BKLITEN
TP PCH L VDD EN == NC PCH L VDD EN
TP PCH CLKOUT DPN == NC PCH CLKOUT DPN
TP PCH CLKOUT DPP == NC PCH CLKOUT DPP


SYNC MASTER=K62\_S1J1 SYNC DATE=01/09/2011
UNUSED SIGNAL ALIAS
Apple Inc.
DRAWING NUMBER 051-8442
REVISION 10.1.0
PAGE 8 OF 110
SHEET 8 OF 101



### PEG Slot Support



PAGE TITLE		DRAWING NUMBER		SIZE
Signal Aliases		051-8442		D
Apple Inc.		REVISION		10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		9 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		9 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



SHORT B4 & C4 TOGETHER, ROUTE AS A SINGLE 4 MIL TRACE TO R1010.1  
 ROUTE B5 TO R1010.1 AS A SEPARATE 10 MIL TRACE.

PLACEMENT\_NOTE=Place within 12.7MM of CPU  
 =PEVCCIO S0 CPU 6 11 13 16 65

R1010  
 24.9  
 1/16W  
 MF-LF  
 402

OMIT  
 U1000  
 SANDY BRIDGE  
 LGA1155-SKT  
 (5 OF 10)

TP CPU RSVD<1>	C38	RSVD_C38
TP CPU RSVD<2>	C39	RSVD_C39
TP CPU RSVD<3>	D38	RSVD_D38
TP CPU RSVD<4>	H7	RSVD_H7
TP CPU RSVD<5>	H8	RSVD_H8
TP CPU RSVD<6>	J9	RSVD_J9
TP CPU RSVD<7>	J31	RSVD_J31
TP CPU RSVD<8>	J33	RSVD_J33
TP CPU RSVD<9>	J34	RSVD_J34
TP CPU RSVD<10>	K9	RSVD_K9
TP CPU RSVD<11>	K31	RSVD_K31
TP CPU RSVD<12>	K34	RSVD_K34
TP CPU RSVD<13>	L9	RSVD_L9
TP CPU RSVD<14>	L31	RSVD_L31
TP CPU RSVD<15>	L33	RSVD_L33
TP CPU RSVD<16>	L34	RSVD_L34
SNS CPU THERMD N	M34	RSVD_M34 ThermDA
SNS CPU THERMD P	N33	RSVD_N33 ThermDA
TP CPU RSVD<19>	N34	RSVD_N34
CPU CFG<0>	H36	CFG_0
CPU CFG<1>	J36	CFG_1
CPU CFG<2>	J37	CFG_2
CPU CFG<3>	K36	CFG_3
CPU CFG<4>	L36	CFG_4
CPU CFG<5>	N35	CFG_5
CPU CFG<6>	L37	CFG_6
CPU CFG<7>	M36	CFG_7
CPU CFG<8>	J38	CFG_8
CPU CFG<9>	L35	CFG_9
CPU CFG<10>	M38	CFG_10
CPU CFG<11>	N36	CFG_11
CPU CFG<12>	N38	CFG_12
CPU CFG<13>	N39	CFG_13
CPU CFG<14>	N37	CFG_14
CPU CFG<15>	N40	CFG_15
CPU CFG<16>	G37	CFG_16
CPU CFG<17>	G36	CFG_17

RESERVED

RSVD_P35	P35	TP CPU RSVD<20>
RSVD_P37	P37	TP CPU RSVD<21>
RSVD_P39	P39	TP CPU RSVD<22>
RSVD_R34	R34	TP CPU RSVD<23>
RSVD_R36	R36	TP CPU RSVD<24>
RSVD_R38	R38	TP CPU RSVD<25>
RSVD_R40	R40	TP CPU RSVD<26>
RSVD_AB6	AB6	TP CPU RSVD<27>
RSVD_AB7	AB7	TP CPU RSVD<28>
RSVD_AD34	AD34	TP CPU RSVD<29>
RSVD_AD35	AD35	TP CPU RSVD<30>
RSVD_AD37	AD37	TP CPU RSVD<31>
RSVD_AE6	AE6	TP CPU RSVD<32>
RSVD_AF4	AF4	TP CPU RSVD<33>
RSVD_AG4	AG4	TP CPU RSVD<34>
RSVD_AJ11	AJ11	TP CPU RSVD<35>
RSVD_AJ29	AJ29	TP CPU RSVD<36>
RSVD_AJ30	AJ30	TP CPU RSVD<37>
RSVD_AJ31	AJ31	TP CPU RSVD<38>
RSVD_AN20	AN20	TP CPU RSVD<39>
RSVD_AP20	AP20	TP CPU RSVD<40>
RSVD_AT11	AT11	TP CPU RSVD<41>
RSVD_AT14	AT14	TP CPU RSVD<42>
RSVD_AU10	AU10	TP CPU RSVD<43>
RSVD_AV34	AV34	TP CPU RSVD<44>
RSVD_AW34	AW34	TP CPU RSVD<45>
RSVD_AY10	AY10	TP CPU RSVD<46>
RSVD_NCTF_AV1	AV1	TP CPU RSVD NCTF<1>
RSVD_NCTF_AV2	AW2	TP CPU RSVD NCTF<2>
RSVD_NCTF_AV3	AY3	TP CPU RSVD NCTF<3>
RSVD_NCTF_B39	B39	TP CPU RSVD NCTF<4>
NCTF_A38	A38	TP CPU NCTF<1>
NCTF_C2	C2	TP CPU NCTF<2>
NCTF_D1	D1	TP CPU NCTF<3>
NCTF_AU40	AU40	TP CPU NCTF<4>
NCTF_AW38	AW38	TP CPU NCTF<5>


INTEL SUGGESTS TO KEEP THESE TPs

FOR SANDYBRIDGE PROCESSOR

CFG [6:5] : PCIE CONFIGURATION SELECT 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4

CFG [2] : PCIE LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

PAGE TITLE	
CPU DMI/PEG/FDI/RSVD	
Apple Inc.	DRAWING NUMBER 051-8442
REVISION 10.1.0	SIZE D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE 10 OF 110	SHEET 10 OF 101



PAGE TITLE <b>CPU CLOCK/MISC/JTAG</b>		
Apple Inc.	DRAWING NUMBER	051-8442
	REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
	PAGE	11 OF 110
	SHEET	11 OF 101

D

C

B


A

D

C


B

A





SYNC DATE=01/09/2011


<b>CPU DDR3 INTERFACES</b>		DRAWING NUMBER 051-8442	SIZE D
Apple Inc.		REVISION 10.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV ALL RIGHTS RESERVED			
		PAGE 12 OF 110	SHEET 12 OF 101



PAGE TITLE		DRAWING NUMBER		SIZE
CPU POWER		051-8442		D
Apple Inc.		REVISION		10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		13 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		13 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



DRAWING TITLE		
CPU GROUNDS		
 Apple Inc.	DRAWING NUMBER	051-8442
	REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH	PAGE	14 OF 110
SHEET	14 OF 101	




SYNC MASTER=K62_S1J1		SYNC DATE=01/09/2011	
STRAPS, PULL UPS, PULL DOWNS FOR PCH AND CPU			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8442	D
		REVISION	
		10.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		15 OF 110	
		SHEET	
		15 OF 101	

### CPU VCORE DECOUPLING

14x 22uF,0805 INTEL RECOMMENDATION 18X 22uF 0805 (14 Inside cavity and 4 North of processor)

PLACEMENT\_NOTE (C1600-C1613):


Place inside socket cavity



BULK CAPS ON CPU VREG PAGE 72

10x 10uF and 10x 1uF CAPACITORS

Place inside socket cavity




### CPU VCCIO DECOUPLING

8X 22uF 0805, 6X 10uF 0805 INTEL RECOMMENDATION 9X22uF 0805,16X 0805 placeholders



PLACEMENT\_NOTE (C1650-C1657):

Place under socket cavity on secondary side.




PLACEMENT\_NOTE (C1660-C1665):

Place at edge of socket.




### Memory (CPU VCCDDR) DECOUPLING

6x 22uF 0805, 5x 1uF 0402. INTEL RECOMMENDATION 9X 22uF 0805



### PLL (CPU VCCSFR) DECOUPLING

2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 10x 10uF 0805



BULK CAPS ON VTT REG PAGE 78

Note: VCCSA decoupling is on regulator page

PAGE TITLE		SYNC MASTER=K62 AARON		SYNC DATE=N/A	
CPU NON-GFX DECOUPLING				DRAWING NUMBER	051-8442
Apple Inc.				REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:				BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				PAGE	16 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				SHEET	16 OF 101
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					




# VAXG DECOUPLING


INTEL RECOMMENDATION 6X22UF 0805,3X 4.7UF

PLACEMENT\_NOTE (C1704-C1709):

Place inside socket cavity



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13880586	1	CAP,4.7UF,10%,6.3V,0603	C1710	VAXG
11380022	1	RES,0 OHM,5%,0603	C1710	NO_VAXG



SYNC MASTER=K62 AARON SYNC DATE=11/30/2009

PAGE TITLE: GFX DECOUPLING & PCH PWR ALIAS


DRAWING NUMBER: 051-8442 SIZE: D

Apple Inc. REVISION: 10.1.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 17 OF 110 SHEET: 17 OF 101







PCH DMI/FDI/GRAPHICS		DRAWING NUMBER	051-8442	SIZE	D
Apple Inc.		REVISION	10.1.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19	OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19	OF 101	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



U1800  
COUGAR-POINT  
WLCSP  
SYM 5 OF 10

USB  
PCI



8 7 6 5 4 3 2 1

D

D

C

C


B

B

A


A

PAGE TITLE		SYNC DATE=01/09/2011	
PCH PCI /FLASHCACHE /USB			
DRAWING NUMBER		051-8442	SIZE D
REVISION		10.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		20 OF 110	
SHEET		20 OF 101	




MXM CLKREQ ISOLATION


PAGE TITLE		DRAWING NUMBER		SIZE
PCH MISC		051-8442		D
Apple Inc.		REVISION		10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		21 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		21 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



PAGE TITLE		
<b>PCH POWER</b>		
 Apple Inc.	DRAWING NUMBER	051-8442
	REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE	22 OF 110	
SHEET	22 OF 101	



PAGE TITLE		DRAWING NUMBER		SIZE
PCH GROUNDS		051-8442		D
Apple Inc.		REVISION		10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		23 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		23 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



SYNC MASTER=K62 AARON SYNC DATE=07/01/2009

**PCH DECOUPLING**

Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D




REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


PAGE: 24 OF 110  
 SHEET: 24 OF 101



PROCESSOR MINI XDP




PCH MINI XDP




PAGE TITLE		SYNC DATE=01/09/2011	
CPU & PCH XDP		DRAWING NUMBER	051-8442
Apple Inc.		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	25 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	25 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




### RTC Power Sources




### Platform Reset Connections





### PCH RTC Crystal



### PCH 25MHZ CRYSTAL




### Reset Button



SMC PROVIDES RSMRST\_L DE-ASSERTION DELAY UPON ENTRY TO S5  
 SMC PROVIDES RSMRST\_L ASSERTION TIMING REQUIREMENTS UPON EXPECTED EXIT FROM S5  
 SMC MAY FORCE A RSMRST\_L ASSERTION WITHOUT AN S5 POWER TRANSITION IN SOME ERROR CASES  
 PGOOD PROVIDES RSMRST\_L ASSERTION TIMING REQUIREMENTS UPON AN UN-EXPECTED EXIT FROM S5 (POWER LOSS)


PAGE TITLE		SYNC DATE=01/09/2011	
<b>CHIPSET SUPPORT</b>			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	28 OF 110
		SHEET	27 OF 101




DIMM A (CLOSER TO CPU)

CAPS TO STITCH 1V5\_CPU\_MEM TO GND NEAR DIMM


DIMM B (FURTHER FROM CPU)




EXTRA DECOUPLING CAPS FOR 1V5\_CPU\_MEM RAIL





DECOUPLING CAPS FOR 1V5\_S3\_MEM AT CHANNEL A DIMM CONNECTOR



DECOUPLING CAPS FOR 1V5\_S3\_MEM AT CHANNEL B DIMM CONNECTOR



SYNC MASTER=K62.ROSITA		SYNC DATE=01/09/2011	
<b>MEMORY CAPS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8442	D
		REVISION	
		10.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		30 OF 110	
		SHEET	
		29 OF 101	



Page Notes

Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_A  
 - =PP1V5\_S3\_MEM\_A  
 - =PP0V75\_S0\_MEM\_VTT\_A  
 - =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMA\_SCL - ALL DQ, DQS, DM SIGNALS; TO FACILITATE BITSNAPS WITH ALIASES  
 - =I2C\_SODIMMA\_SDA

NEM options provided by this page:  
 (NONE)


PAGE TITLE		SYNC DATE=01/09/2011	
DDR3 SO-DIMM 0 & 2		DRAWING NUMBER	SIZE
Apple Inc.		051-8442	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	SHEET
		10.1.0	31 OF 110
		BRANCH	SHEET
			30 OF 101



CPU CHANNEL A DQS 0 -> DIMM A DQS 7		CPU CHANNEL B DQS 0 -> DIMM B DQS 7	
MEM A DQS N<0>	MAKE_BASE=TRUE	MEM B DQS N<0>	MAKE_BASE=TRUE
MEM A DQS P<0>	MAKE_BASE=TRUE	MEM B DQS P<0>	MAKE_BASE=TRUE
MEM A DQ<7>	MAKE_BASE=TRUE	MEM B DQ<7>	MAKE_BASE=TRUE
MEM A DQ<6>	MAKE_BASE=TRUE	MEM B DQ<6>	MAKE_BASE=TRUE
MEM A DQ<5>	MAKE_BASE=TRUE	MEM B DQ<5>	MAKE_BASE=TRUE
MEM A DQ<4>	MAKE_BASE=TRUE	MEM B DQ<4>	MAKE_BASE=TRUE
MEM A DQ<3>	MAKE_BASE=TRUE	MEM B DQ<3>	MAKE_BASE=TRUE
MEM A DQ<2>	MAKE_BASE=TRUE	MEM B DQ<2>	MAKE_BASE=TRUE
MEM A DQ<1>	MAKE_BASE=TRUE	MEM B DQ<1>	MAKE_BASE=TRUE
MEM A DQ<0>	MAKE_BASE=TRUE	MEM B DQ<0>	MAKE_BASE=TRUE
CPU CHANNEL A DQS 1 -> DIMM A DQS 6		CPU CHANNEL B DQS 1 -> DIMM B DQS 6	
MEM A DQS N<1>	MAKE_BASE=TRUE	MEM B DQS N<1>	MAKE_BASE=TRUE
MEM A DQS P<1>	MAKE_BASE=TRUE	MEM B DQS P<1>	MAKE_BASE=TRUE
MEM A DQ<15>	MAKE_BASE=TRUE	MEM B DQ<15>	MAKE_BASE=TRUE
MEM A DQ<14>	MAKE_BASE=TRUE	MEM B DQ<14>	MAKE_BASE=TRUE
MEM A DQ<13>	MAKE_BASE=TRUE	MEM B DQ<13>	MAKE_BASE=TRUE
MEM A DQ<12>	MAKE_BASE=TRUE	MEM B DQ<12>	MAKE_BASE=TRUE
MEM A DQ<11>	MAKE_BASE=TRUE	MEM B DQ<11>	MAKE_BASE=TRUE
MEM A DQ<10>	MAKE_BASE=TRUE	MEM B DQ<10>	MAKE_BASE=TRUE
MEM A DQ<9>	MAKE_BASE=TRUE	MEM B DQ<9>	MAKE_BASE=TRUE
MEM A DQ<8>	MAKE_BASE=TRUE	MEM B DQ<8>	MAKE_BASE=TRUE
CPU CHANNEL A DQS 2 -> DIMM A DQS 5		CPU CHANNEL B DQS 2 -> DIMM B DQS 5	
MEM A DQS N<2>	MAKE_BASE=TRUE	MEM B DQS N<2>	MAKE_BASE=TRUE
MEM A DQS P<2>	MAKE_BASE=TRUE	MEM B DQS P<2>	MAKE_BASE=TRUE
MEM A DQ<23>	MAKE_BASE=TRUE	MEM B DQ<23>	MAKE_BASE=TRUE
MEM A DQ<22>	MAKE_BASE=TRUE	MEM B DQ<22>	MAKE_BASE=TRUE
MEM A DQ<21>	MAKE_BASE=TRUE	MEM B DQ<21>	MAKE_BASE=TRUE
MEM A DQ<20>	MAKE_BASE=TRUE	MEM B DQ<20>	MAKE_BASE=TRUE
MEM A DQ<19>	MAKE_BASE=TRUE	MEM B DQ<19>	MAKE_BASE=TRUE
MEM A DQ<18>	MAKE_BASE=TRUE	MEM B DQ<18>	MAKE_BASE=TRUE
MEM A DQ<17>	MAKE_BASE=TRUE	MEM B DQ<17>	MAKE_BASE=TRUE
MEM A DQ<16>	MAKE_BASE=TRUE	MEM B DQ<16>	MAKE_BASE=TRUE
CPU CHANNEL A DQS 3 -> DIMM A DQS 4		CPU CHANNEL B DQS 3 -> DIMM B DQS 4	
MEM A DQS N<3>	MAKE_BASE=TRUE	MEM B DQS N<3>	MAKE_BASE=TRUE
MEM A DQS P<3>	MAKE_BASE=TRUE	MEM B DQS P<3>	MAKE_BASE=TRUE
MEM A DQ<31>	MAKE_BASE=TRUE	MEM B DQ<31>	MAKE_BASE=TRUE
MEM A DQ<30>	MAKE_BASE=TRUE	MEM B DQ<30>	MAKE_BASE=TRUE
MEM A DQ<29>	MAKE_BASE=TRUE	MEM B DQ<29>	MAKE_BASE=TRUE
MEM A DQ<28>	MAKE_BASE=TRUE	MEM B DQ<28>	MAKE_BASE=TRUE
MEM A DQ<27>	MAKE_BASE=TRUE	MEM B DQ<27>	MAKE_BASE=TRUE
MEM A DQ<26>	MAKE_BASE=TRUE	MEM B DQ<26>	MAKE_BASE=TRUE
MEM A DQ<25>	MAKE_BASE=TRUE	MEM B DQ<25>	MAKE_BASE=TRUE
MEM A DQ<24>	MAKE_BASE=TRUE	MEM B DQ<24>	MAKE_BASE=TRUE
CPU CHANNEL A DQS 4 -> DIMM A DQS 3		CPU CHANNEL B DQS 4 -> DIMM B DQS 3	
MEM A DQS N<4>	MAKE_BASE=TRUE	MEM B DQS N<4>	MAKE_BASE=TRUE
MEM A DQS P<4>	MAKE_BASE=TRUE	MEM B DQS P<4>	MAKE_BASE=TRUE
MEM A DQ<39>	MAKE_BASE=TRUE	MEM B DQ<39>	MAKE_BASE=TRUE
MEM A DQ<38>	MAKE_BASE=TRUE	MEM B DQ<38>	MAKE_BASE=TRUE
MEM A DQ<37>	MAKE_BASE=TRUE	MEM B DQ<37>	MAKE_BASE=TRUE
MEM A DQ<36>	MAKE_BASE=TRUE	MEM B DQ<36>	MAKE_BASE=TRUE
MEM A DQ<35>	MAKE_BASE=TRUE	MEM B DQ<35>	MAKE_BASE=TRUE
MEM A DQ<34>	MAKE_BASE=TRUE	MEM B DQ<34>	MAKE_BASE=TRUE
MEM A DQ<33>	MAKE_BASE=TRUE	MEM B DQ<33>	MAKE_BASE=TRUE
MEM A DQ<32>	MAKE_BASE=TRUE	MEM B DQ<32>	MAKE_BASE=TRUE
CPU CHANNEL A DQS 5 -> DIMM A DQS 2		CPU CHANNEL B DQS 5 -> DIMM B DQS 2	
MEM A DQS N<5>	MAKE_BASE=TRUE	MEM B DQS N<5>	MAKE_BASE=TRUE
MEM A DQS P<5>	MAKE_BASE=TRUE	MEM B DQS P<5>	MAKE_BASE=TRUE
MEM A DQ<47>	MAKE_BASE=TRUE	MEM B DQ<47>	MAKE_BASE=TRUE
MEM A DQ<46>	MAKE_BASE=TRUE	MEM B DQ<46>	MAKE_BASE=TRUE
MEM A DQ<45>	MAKE_BASE=TRUE	MEM B DQ<45>	MAKE_BASE=TRUE
MEM A DQ<44>	MAKE_BASE=TRUE	MEM B DQ<44>	MAKE_BASE=TRUE
MEM A DQ<43>	MAKE_BASE=TRUE	MEM B DQ<43>	MAKE_BASE=TRUE
MEM A DQ<42>	MAKE_BASE=TRUE	MEM B DQ<42>	MAKE_BASE=TRUE
MEM A DQ<41>	MAKE_BASE=TRUE	MEM B DQ<41>	MAKE_BASE=TRUE
MEM A DQ<40>	MAKE_BASE=TRUE	MEM B DQ<40>	MAKE_BASE=TRUE
CPU CHANNEL A DQS 6 -> DIMM A DQS 1		CPU CHANNEL B DQS 6 -> DIMM B DQS 1	
MEM A DQS N<6>	MAKE_BASE=TRUE	MEM B DQS N<6>	MAKE_BASE=TRUE
MEM A DQS P<6>	MAKE_BASE=TRUE	MEM B DQS P<6>	MAKE_BASE=TRUE
MEM A DQ<55>	MAKE_BASE=TRUE	MEM B DQ<55>	MAKE_BASE=TRUE
MEM A DQ<54>	MAKE_BASE=TRUE	MEM B DQ<54>	MAKE_BASE=TRUE
MEM A DQ<53>	MAKE_BASE=TRUE	MEM B DQ<53>	MAKE_BASE=TRUE
MEM A DQ<52>	MAKE_BASE=TRUE	MEM B DQ<52>	MAKE_BASE=TRUE
MEM A DQ<51>	MAKE_BASE=TRUE	MEM B DQ<51>	MAKE_BASE=TRUE
MEM A DQ<50>	MAKE_BASE=TRUE	MEM B DQ<50>	MAKE_BASE=TRUE
MEM A DQ<49>	MAKE_BASE=TRUE	MEM B DQ<49>	MAKE_BASE=TRUE
MEM A DQ<48>	MAKE_BASE=TRUE	MEM B DQ<48>	MAKE_BASE=TRUE
CPU CHANNEL A DQS 7 -> DIMM A DQS 0		CPU CHANNEL B DQS 7 -> DIMM B DQS 0	
MEM A DQS N<7>	MAKE_BASE=TRUE	MEM B DQS N<7>	MAKE_BASE=TRUE
MEM A DQS P<7>	MAKE_BASE=TRUE	MEM B DQS P<7>	MAKE_BASE=TRUE
MEM A DQ<63>	MAKE_BASE=TRUE	MEM B DQ<63>	MAKE_BASE=TRUE
MEM A DQ<62>	MAKE_BASE=TRUE	MEM B DQ<62>	MAKE_BASE=TRUE
MEM A DQ<61>	MAKE_BASE=TRUE	MEM B DQ<61>	MAKE_BASE=TRUE
MEM A DQ<60>	MAKE_BASE=TRUE	MEM B DQ<60>	MAKE_BASE=TRUE
MEM A DQ<59>	MAKE_BASE=TRUE	MEM B DQ<59>	MAKE_BASE=TRUE
MEM A DQ<58>	MAKE_BASE=TRUE	MEM B DQ<58>	MAKE_BASE=TRUE
MEM A DQ<57>	MAKE_BASE=TRUE	MEM B DQ<57>	MAKE_BASE=TRUE
MEM A DQ<56>	MAKE_BASE=TRUE	MEM B DQ<56>	MAKE_BASE=TRUE

### DDR3 RESET SUPPORT

SNB? CANNOT CONTROL THIS SIGNAL DIRECTLY SINCE IT MUST BE HIGH IN SLEEP AND CPU MEM RAILS ARE NOT POWERED IN SLEEP.



### MEMORY CLOCK ALIASING

MEM A CLK P<0>	MAKE_BASE=TRUE	MEM A CLK P<0>	NO_TEST=TRUE
MEM A CLK N<0>	MAKE_BASE=TRUE	MEM A CLK N<0>	NO_TEST=TRUE
MEM A CLK P<1>	MAKE_BASE=TRUE	MEM A CLK P<1>	NO_TEST=TRUE
MEM A CLK N<1>	MAKE_BASE=TRUE	MEM A CLK N<1>	NO_TEST=TRUE
MEM A CLK P<2>	MAKE_BASE=TRUE	MEM A CLK P<2>	NO_TEST=TRUE
MEM A CLK N<2>	MAKE_BASE=TRUE	MEM A CLK N<2>	NO_TEST=TRUE
MEM A CLK P<3>	MAKE_BASE=TRUE	MEM A CLK P<3>	NO_TEST=TRUE
MEM A CLK N<3>	MAKE_BASE=TRUE	MEM A CLK N<3>	NO_TEST=TRUE
MEM B CLK P<0>	MAKE_BASE=TRUE	MEM B CLK P<0>	NO_TEST=TRUE
MEM B CLK N<0>	MAKE_BASE=TRUE	MEM B CLK N<0>	NO_TEST=TRUE
MEM B CLK P<1>	MAKE_BASE=TRUE	MEM B CLK P<1>	NO_TEST=TRUE
MEM B CLK N<1>	MAKE_BASE=TRUE	MEM B CLK N<1>	NO_TEST=TRUE
MEM B CLK P<2>	MAKE_BASE=TRUE	MEM B CLK P<2>	NO_TEST=TRUE
MEM B CLK N<2>	MAKE_BASE=TRUE	MEM B CLK N<2>	NO_TEST=TRUE
MEM B CLK P<3>	MAKE_BASE=TRUE	MEM B CLK P<3>	NO_TEST=TRUE
MEM B CLK N<3>	MAKE_BASE=TRUE	MEM B CLK N<3>	NO_TEST=TRUE

	CPU_RESET_L	ISOLATE_L	MEM_RESET_L
S5	0	3.3V	0
S0	0	3.3V	0
S0	1.5V	3.3V	1.5V
S3	0	0	1.5V
S0	1.5V	3.3V	1.5V
S5	0	3.3V	0

S	R	CLK	D	Q	QB
L	H	X	X	L	L
H	L	X	X	L	H
L	L	X	X	H	H
H	H	POSEDGE	L	L	H
H	H	POSEDGE	H	H	L

SYNC MASTER=K62 ROSITA SYNC DATE=01/09/2011

DDR3 SUPPORT AND BITSWAPS

Apple Inc.

051-8442


10.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

33 OF 110


32 OF 101





PAGE TITLE		SYNC DATE=07/16/2009	
PCI-E Wireless Connector		DRAWING NUMBER	SIZE
Apple Inc.		051-8442	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		10.1.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		34 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		33 OF 101	

# USB HUB-1



BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0721	2	SMSC USK2061-AEZG	U3500,U3600	CRITICAL	HUB_USX2061
338S0824	2	SMSC USB2514B	U3500,U3600	CRITICAL	HUB_USB2514B

SEL1	SEL0	DESCRIPTION
DEFAULT K23F ==> 0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REMO	DESCRIPTION
0	0	All ports are Non removable
0	1	Port1 is non removable
DEFAULT K23F ==> 1	0	Port 1 and 2 are non removable
1	1	Port1,2 and 3 are non Removable

SYNC MASTER=K62\_S1J1 SYNC DATE=11/14/2010

PAGE TITLE: USB HUB 1

Apple Inc.


DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


BRANCH: PAGE: 35 OF 110 SHEET: 34 OF 101

# USB HUB-2




SYNC MASTER=K62_S1J1		SYNC DATE=11/14/2010	
<b>USB HUB 2</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8442	D
		REVISION	
		PAGE	36 OF 110
		SHEET	35 OF 101

CAESAR IV 1.2V INT.VR CMPTS




CAESAR IV POWER ENABLE CIRCUIT


3V3\_ENET\_PHY\_FET = S0 || (S3 POWER && ENET\_PWR\_EN)




CAESAR IV ACTIVITY LED




CAESAR IV WAKE# ISOLATION



CAESAR IV 25MHZ XTAL




CAESAR IV SW RESET GATING




CAESAR IV STRAPS (NONE)

CAESAR IV RESET CONNECTION





CAESAR IV CLKREQ ISOLATION



SYNC MASTER=K62 MARK		SYNC DATE=01/09/2011	
CAESAR IV SUPPORT			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	38 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




THIS PAGE IS DIFFERENT BETWEEN K60 AND K62.




PLACE ONE CAP PER TCT PIN  
NOTE: Check with PHY and Magnetics MFR to determine what to do with center taps.

SYNC MASTER=K62 MARK		SYNC DATE=01/09/2011	
Ethernet Connector			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	40 OF 110
		SHEET	38 OF 101




SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE <b>FireWire LLC/PHY (FW643)</b>			
Apple Inc.		DRAWING NUMBER 051-8442	SIZE D
		REVISION 10.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 41 OF 110	SHEET 39 OF 101


FW643 1.0V GENERATION



Termination  
Place close to FireWire PHY



1394 PHY DATA/STROBE OPTIONS




2ND & 3RD TPA/TPB PAIR UNUSED



- 39 FW\_P1\_TPBIAΣ == NC\_FW\_PORT1\_TPBIAΣ
  - 39 FW\_P1\_TPA\_P == NC\_FW\_PORT1\_TPA\_P
  - 39 FW\_P1\_TPA\_N == NC\_FW\_PORT1\_TPA\_N
  - 39 FW\_P1\_TPB\_P == NC\_FW\_PORT1\_TPB\_P
  - 39 FW\_P1\_TPB\_N == NC\_FW\_PORT1\_TPB\_N
  - 39 FW\_P2\_TPBIAΣ == NC\_FW\_PORT2\_TPBIAΣ
  - 39 FW\_P2\_TPA\_P == NC\_FW\_PORT2\_TPA\_P
  - 39 FW\_P2\_TPA\_N == NC\_FW\_PORT2\_TPA\_N
  - 39 FW\_P2\_TPB\_P == NC\_FW\_PORT2\_TPB\_P
  - 39 FW\_P2\_TPB\_N == NC\_FW\_PORT2\_TPB\_N
- NOTE: AGERE'S RECOMMENDATION FOR UNUSED PORTS

SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
FireWire: 1394B MISC			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	42 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	40 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
<b>FIREWIRE CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	43 OF 110
		SHEET	41 OF 101





BOMOPTION OPTIONS FOR SATA PORT A1 AND A2

A1	A2	ODD_SATA:P1	ODD_SATA:P2
SSD	ODD		X
ODD		X	




USE OF PORT A2 FOR SSD IS NOT INTENDED VIA BOMOPTION THOUGH MLB SUPPORTS IT.  
 5V (SSD) 1.4A/0.8A/0.03A  
 5V (ODD) 1.5A/1A/0.14A



PAGE TITLE		SYNC DATE=01/09/2011	
SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
<b>SATA Connectors</b>			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 110
		SHEET	42 OF 101

# USB/SMC DEBUG MUX

ADDED AT EVT & SWITCH TO S5 RAIL



Current Limit at 2.1Amp (@ S3 & S0)

(PUT CAP ON CONNECTOR SIDE)  
Place R4600 very close to ILIM pin

(PUT CAP ON CONNECTOR SIDE)  
Place R4620 very close to ILIM pin

(PUT CAP ON CONNECTOR SIDE)  
Place R4660 very close to ILIM pin

(PUT CAP ON CONNECTOR SIDE)  
Place R4660 very close to ILIM pin

**USB PORT POWER:**

EACH PORT IS HARDWARE Capable of :

STATE	MAX	MIN ( WITHIN THE TOLERANCE)
S0, S3	2.7A	2.1A -- PER PORT


WHEN CURRENT HITS LIMIT, TPS2561 BECOME CONSTANT CURRENT MODE AND STAY AT THE LIMIT LEVEL UNTIL THERMAL SHUTDOWN WHEN JUNCTION REACH 130C

SOFTWARE WILL ALLOW 500MA/PORT, PLUS 2700MA EXTRA POWER TO BE distributed to approved devices on a 1st-come, 1st-served basis.


EXAMPLE: Port 1 - iPad fast charging = 2100mA  
 Port 2 - Wired Keyboard = 1100mA  
 Port 3 - iPhone fast charging = 1000mA  
 PORT 4 - USB 2.0 500MA = 500MA  
 TOTAL: 4700MA

SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
EXTERNAL USB CONNECTORS			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


### IR RECEIVER CONNECTOR



### CAMERA/ALS & BLUETOOTH (K37A) CONNECTOR



### SD Card Reader Board ( Lazarus )




Skin Temp sense at upper Left Screen corner


SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
Internal USB Connections			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	47 OF 110
		SHEET	44 OF 101

SD CARD 3.3V OVERCURRENT PROTECTION CHIP WITH ACTIVE LOAD DISCHARGE


TPS2065-1 (1.0A LIMIT) HAS ACTIVE LOAD DISCHARGE SO R4800 IS NOSTUFF.




SDCONN DETECT DEBOUNCE, INVERSION, AND DETECT-CHANGED PCH GPIO CIRCUIT



SD CARD CONNECTOR





SYNC MASTER=K62 MARK		SYNC DATE=01/09/2011	
<b>SD READER CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	48 OF 110
		SHEET	45 OF 101





NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

338S0878

U4900  
H8S2117  
LFBGA  
(1 OF 4)  
OMIT



U4900  
H8S2117  
LFBGA  
(2 OF 4)  
OMIT




SMC PB3: SMC\_IG\_THROTTLE\_L for MG systems. Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)


SMC PG1: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

PAGE TITLE		SYNC DATE=01/09/2011	
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	49 OF 110
		SHEET	46 OF 101


SMC Reset "Button", Supervisor & AVREF Supply





MISC. SIGNAL ALIASES




UNUSED PORT 7 ANALOG SENSORS




UNUSED TP/NC ALIASES




POWER BUTTON




SMC Crystal Circuit




MEM\_EVENT



SMC & MXM THERMTRIP LEVEL SHIFTING




SMC PROCHOT 3.3V LEVEL SHIFTING




SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
<b>SMC Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8442	D
		REVISION	
		BRANCH	
		PAGE	50 OF 110
		SHEET	47 OF 101


### LPC+SPI Connector



### Alternate SPI ROM Support




### SPI Bus Series Resistance Option



PAGE TITLE		DRAWING NUMBER		SIZE
LPC+SPI Debug Connector		051-8442		D
Apple Inc.		REVISION		10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		51 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		48 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				






THIS PAGE DIFFERENT BETWEEN K60 AND K62.

PAGE TITLE		SYNC DATE=01/09/2011	
<b>SMBUS CONNECTIONS</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	52 OF 110
		SHEET	49 OF 101


**CPU VDD 1.5V**  
SENSE RESISTOR CURRENT (IC5R) AND VOLTAGE (VC5R) SENSE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES, 2 MILLIOHM, 1206	R5300	CPU_V5_SENSE
101S0414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5300	NO_CPU_V5_SENSE
132S0080	2	CAP, 0.22UF, 402	C5301, C5302	CPU_V5_SENSE
116S0004	2	RES, 0 OHM, 402	C5301, C5302	NO_CPU_V5_SENSE


THE NO V5S PCH SENSE, NO CPU VCCSA SENSE, AND NO CPU VCCSA SENSE. SENSING SHOULD IDEALLY NEVER BE USED AS TOTAL CPU POWER. SENSING REQUIRES ALL 3 SENSORS.

**CPU VCC (V CORE)**  
IMON CURRENT (IC0C) AND VOLTAGE (VC0C) SENSE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0312	1	RES, MTL FILM, 1/16W, 9.31K, 0402	R5331	CPUVCORE-3PH
114S0345	1	RES, MTL FILM, 1/16W, 21K, 0402	R5331	CPUVCORE-4PH

**GPU MXM**  
SENSE RESISTOR CURRENT (IG0R) AND VOLTAGE (VG0R) SENSE




**DIMM VDD 1.5V (LIKELY DEVELOPMENT ONLY)**  
SENSE RESISTOR CURRENT (IM0R) AND VOLTAGE (VM0R) SENSE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0080	2	CAP, 0.22UF, 402	C5371, C5372	DIMM_V5_SENSE
116S0004	2	RES, 0 OHM, 402	C5371, C5372	PRODUCTION

**CPU VCCSA**  
SENSE RESISTOR CURRENT (ICSR) AND VOLTAGE (VCSR) SENSE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES, 2 MILLIOHM, 1206	R5310	CPU_VCCSA_SENSE
101S0414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5310	NO_CPU_VCCSA_SENSE
132S0080	2	CAP, 0.22UF, 402	C5311, C5312	CPU_VCCSA_SENSE
116S0004	2	RES, 0 OHM, 402	C5311, C5312	NO_CPU_VCCSA_SENSE

**CPU VAXG**  
IMON CURRENT (IC0G) AND VOLTAGE (VC0G) SENSE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0080	2	CAP, 0.22UF, 402	C5340, C5342	VAXG
116S0004	2	RES, 0 OHM, 402	C5340, C5342	NO_VAXG

**PCH 1.05V**  
SENSE RESISTOR CURRENT (IN1R) AND VOLTAGE (VN1R) SENSE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES, 2 MILLIOHM, 1206	R5320	1V05_PCH_SENSE
101S0414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5320	NO_1V05_PCH_SENSE
132S0080	2	CAP, 0.22UF, 402	C5321, C5322	1V05_PCH_SENSE
116S0004	2	RES, 0 OHM, 402	C5321, C5322	NO_1V05_PCH_SENSE

**1.05V FOR CPU VCCIO, CPU VCCSA & PCH 1.05V**  
IMON CURRENT (IV1R) AND VOLTAGE (VV1R) SENSE



NOTE: TOTAL CPU POWER = VCC0C\*IC0C + VCC0G\*IC0G + VCCSA\*ICSA + VCCV\*ICV + VV1R\*IC1R  
where IC1R = IV1R - IN1R - ICSR

SYNC MASTER=K62 MARK SYNC DATE=01/09/2011

**CPU/PCH/GPU POWER SENSE**


Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 53 OF 110 SHEET: 50 OF 101




SYNC MASTER=K62 MARK		SYNC DATE=01/09/2011	
<b>HDD OOB SENSE</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8442	D
		REVISION	
		10.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		54 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		51 OF 101	
IV ALL RIGHTS RESERVED			

# SNS T1: PRODUCTION TEMP SENSOR IC




EMC1428-7: 6.8K PULL UP: I2C ADDRESS: WRITE: 0x92, READ: 0x93


## AMBIENT TEMP SENSOR




## ODD TEMP SENSOR



## RIGHT SKIN TEMP SENSOR




## LEFT SKIN TEMP SENSOR




THIS PAGE DIFFERENT BETWEEN K60 AND K62.

# SNS T2: DEVELOPMENT TEMP SENSOR IC




EMC1414-A-AIZL: 33K PULL UP: I2C ADDRESS: WRITE: 0x78, READ: 0x79


## MXM HTSK TEMP SENSOR




## CPU PROXIMITY TEMP SENSOR




## CPU HTSK TEMP SENSOR



PAGE TITLE		SYNC DATE=01/09/2011	
<b>TEMP SENSORS</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	55 OF 110
		SHEET	52 OF 101




SYNC MASTER=K62, JERRY		SYNC DATE=01/09/2011	
PAGE TITLE			
<b>HD AND OD FAN</b>			
		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	56 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	53 OF 101
IV ALL RIGHTS RESERVED			



SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
CPU FAN			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 110
		SHEET	54 OF 101






PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
353S2592	353S3199		U6201	CS4206A


DIFF FSINPUT= 2.45VRMS  
SE FSINPUT= 1.22VRMS  
DAC1 FSOUTPUT= 1.34VRMS  
DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
DAC2/3 FSOUTPUTSE= 1.34VRMS

### ISOLATED 5 V POWER SUPPLY FOR HP AMP




PAGE TITLE		SYNC DATE=01/09/2011	
<b>AUDIO: CODEC/REGULATOR</b>		DRAWING NUMBER	051-8442
Apple Inc.		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





RIGHT CH SPEAKER AMP  
APPLE P/N 353S3069


R6402 = HIGH = 400 KHZ  
SPEAKER AMP GAIN = +9 DB  
SPEAKER AMP RIN = 210K NOMINAL W/ +9 DB GAIN  
FC\_HPF, TWEETERS = ~924 HZ (820 PF)  
FC\_HPF, WOOFERS = ~23 HZ (0.033 UF)



OUTPUT POLARITY FLIP TO MAKE LAYOUT MORE LOGICAL



PAGE TITLE		DRAWING NUMBER	
AUDIO: SPEAKER AMP_1		051-8442	
Apple Inc.		SIZE D	
REVISION		10.1.0	
BRANCH		PAGE	
NOTICE OF PROPRIETARY PROPERTY:		64 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		58 OF 101	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LEFT CH SPEAKER AMP  
APPLE P/N 353S3069



R6502 = LOW = 300 KHZ  
SPEAKER AMP GAIN = +9 DB  
SPEAKER AMP RIN = 210K NOMINAL W/ +9 DB GAIN  
FC\_HPF, TWEETERS = ~924 HZ (820 PF)  
FC\_HPF, WOOFERS = ~23 HZ (0.033 UF)

OUTPUT POLARITY FLIP TO MAKE LAYOUT MORE LOGICAL



SYNC MASTER=K62 DAVID		SYNC DATE=01/09/2011	
<b>AUDIO: SPEAKER AMP</b>			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	65 OF 110
		SHEET	59 OF 101

INTERNAL MIC CON  
APPLE P/N 518S0677

SPEAKER CABLE CONNECTORS

APPLE P/N 518S0748  
APPLE P/N 518S0656

PROPERTIES FOR ALL SPKR NETS

CRITICAL

PROPERTIES FOR ALL SPKR NETS



CRITICAL

J6602  
78048-0473  
M-RT-SM

J6603  
78048-0573  
M-RT-SM



WOOFER (BR)  
TWEETER (FR)

WOOFER (BL)  
TWEETER (FL)



REMOTE I/O CONNECTOR  
APPLE P/N 518S0723

CRITICAL  
J6600  
20143-020E-20F  
F-RT-SM



PAGE TITLE		SYNC DATE=01/09/2011	
Audio: MLB to I/O Conn.		DRAWING NUMBER	051-8442
Apple Inc.		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		PAGE	66 OF 110
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	60 OF 101
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	SHDN	DET ASSIGNMENT
HP/LINE OUT	0X03 (3)	0X03 (3)	0X0A (10,D)	GPIO_2	0X0A (D)
PRIMARY SPKRS (WFR)	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SECONDARY SPKRS (TWT)	0X02 (2)	0X02 (2)	0X09 (09)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0x10 (16)	N/A	0X0D (B)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
LINE IN	0X05 (5)	0X12 (12,C)	N/A	0X12 (C)
SPDIF IN	0X07 (7)	0x0F (15)	N/A	N/A
INTERNAL MIC	0X06 (6)	0X0E (14,LEFT & RIGHT)	N/A	N/A
EXTERNAL MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	COUGAR POINT GPIO 16	COUGAR POINT GPIO 5 (RCVR INT) COUGAR POINT GPIO 3 (PERIPH DET)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIODIFF	*	0.1 MM	?
SPKROUTDIFF	*	0.2 MM	?


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIODIFF	*	AUDIODIFF
SPKROUTDIFF	*	SPKROUTDIFF

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIODIFF	*	Y	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
SPKROUTDIFF	*	Y	0.6 MM	0.25 MM	10 MM	0.2 MM	0.2 MM

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_HP_L_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_HP_L_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_HP_R_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_HP_R_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LO1_L_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LO1_L_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LO1_R_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LO1_R_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LO2_L_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LO2_L_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LO2_R_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LO2_R_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_RAMP_LINC_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_RAMP_LINC_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_RAMP_RINC_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_RAMP_RINC_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_RAMP_LIN_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_RAMP_LIN_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_RAMP_RIN_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_RAMP_RIN_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LAMP_LINC_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LAMP_LINC_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LAMP_RINC_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LAMP_RINC_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LAMP_LIN_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LAMP_LIN_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LAMP_RIN_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LAMP_RIN_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LO1_L_C_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LO1_L_C_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LO1_R_C_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_LO1_R_C_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	MAX97220_INL_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	MAX97220_INL_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	MAX97220_INR_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	MAX97220_INR_N
DIFF	SPKROUT DIFFPAIR	SPKROUT	AUD_SPKR_RWFR_OUT_P
DIFF	SPKROUT DIFFPAIR	SPKROUT	AUD_SPKR_RWFR_OUT_N
DIFF	SPKROUT DIFFPAIR	SPKROUT	AUD_SPKR_RTWT_OUT_P
DIFF	SPKROUT DIFFPAIR	SPKROUT	AUD_SPKR_RTWT_OUT_N
DIFF	SPKROUT DIFFPAIR	SPKROUT	AUD_SPKR_LWFR_OUT_P
DIFF	SPKROUT DIFFPAIR	SPKROUT	AUD_SPKR_LWFR_OUT_N
DIFF	SPKROUT DIFFPAIR	SPKROUT	AUD_SPKR_LTWT_OUT_P
DIFF	SPKROUT DIFFPAIR	SPKROUT	AUD_SPKR_LTWT_OUT_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_MIC1_IN_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_MIC1_IN_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_MIC_INR_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_MIC_INR_N
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_MIC_IN1_CONN_P
DIFF	AUDIO DIFFPAIR	AUDIODIFF	AUD_MIC_IN1_CONN_N


# MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2640




SYNC MASTER=K62 DAVID		SYNC DATE=01/09/2011	
<b>AUDIO: Mikey</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	68 OF 110
		SHEET	62 OF 101

# SLP\_S4 ENABLES




# SLP\_S3 ENABLES




SYNC MASTER=K62_S1JI		SYNC DATE=01/09/2011	
PAGE TITLE <b>POWER SEQUENCING ENABLES</b>			
Apple Inc.		DRAWING NUMBER 051-8442	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 10.1.0	BRANCH
		PAGE 69 OF 110	SHEET 63 OF 101


PGOOD COMPARATORS FOR PP1V8\_S0 AND PP12V\_S0



S0 RAILS PGOOD



VCCSA POWERGOOD




ALL\_SYS\_PWRGD CIRCUIT


SYNC MASTER=K62_S1J1		SYNC DATE=01/09/2011	
<b>POWER SEQUENCING PGOOD</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	70 OF 110
		SHEET	64 OF 101








OUTPUT BULK DECOUPLING: 128S0209



SYNC MASTER=K62_AARON		SYNC DATE=N/A	
PAGE TITLE VREG: CPU CORE - PHASES 1-3			
Apple Inc.		DRAWING NUMBER 051-8442	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 10.1.0	PAGE 72 OF 110
		BRANCH	SHEET 66 OF 101



AXG PHASE (MAX 15A)

SYNC MASTER=K62, AARON		SYNC DATE=N/A	
PAGE TITLE <b>VREG: AXG PHASE/CORE - CAPS</b>			
Apple Inc.		DRAWING NUMBER 051-8442	SIZE D
		REVISION 10.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 73 OF 110	SHEET 67 OF 101

1V05 REGULATOR for CPU & PCH VCCIO O/P= PP1V05\_S0\_REG

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A




1.05V DEFAULT, OTHER VALUES TBD

VID<3:0>	Voltage
0000	+1.100V
0011	+1.050V


SYNC MASTER=K62_AARON		SYNC DATE=12/08/2009	
<b>1V05 REGULATOR</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	74 OF 110
		SHEET	68 OF 101

8 7 6 5 4 3 2 1

# CPU VCCSA 0.925V (8.8A MAX)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0330	2	POLYTANT, 6V, 220UF, 25MOHM	C7509, C7510	



NOTE: THIS POWER RAIL IS BEFORE THE SENSE RES R5310

PAGE TITLE		DRAWING NUMBER		SIZE
CPU VCCSA REGULATOR		051-8442		D
Apple Inc.		REVISION		10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		75 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		69 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				


# CPU VCORE 3 PHASE/4 PHASE BOM OPTIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K,5%,0402	R7125	CPUVCORE-4PH
114S0303	1	RES,7.5K,5%,0402	R7125	CPUVCORE-3PH
114S0327	1	RES,13.7K,1%,0402	R7126	CPUVCORE-4PH
114S0316	1	RES,10.2K,1%,0402	R7126	CPUVCORE-3PH
114S0323	1	RES,12.4K,1%,0402	R7119	CPUVCORE-4PH
114S0316	1	RES,10.2K,1%,0402	R7119	CPUVCORE-3PH
114S0355	1	RES,26.1K,1%,0402	R7150	CPUVCORE-4PH
114S0338	1	RES,17.8K,1%,0402	R7150	CPUVCORE-3PH
114S0211	1	RES,845,1%,0402	R7153	CPUVCORE-4PH
116S0004	1	RES,0.1%,0402	R7153	CPUVCORE-3PH
114S0314	1	RES,9.76K,1%,0402	R7154	CPUVCORE-4PH
114S0316	1	RES,10.2K,1%,0402	R7154	CPUVCORE-3PH
114S0225	1	RES,1.21K,1%,0402	R7141	CPUVCORE-4PH
114S0217	1	RES,976,1%,0402	R7141	CPUVCORE-3PH
114S0335	1	RES,16.5K,1%,0402	R7142	CPUVCORE-4PH
114S0349	1	RES,23.2K,1%,0402	R7142	CPUVCORE-3PH
114S0331	1	RES,15K,1%,0402	R7143	CPUVCORE-3PH
114S0257	1	RES,2.55K,1%,0402	R7144	CPUVCORE-4PH
114S0252	1	RES,2.32K,1%,0402	R7144	CPUVCORE-3PH
114S0209	1	RES,806,1%,0402	R7130	CPUVCORE-4PH
114S0188	1	RES,487,1%,0402	R7130	CPUVCORE-3PH
116S0004	1	RES,0R,1%,0402	R7129	CPUVCORE-4PH
114S0189	1	RES,499,1%,0402	R7129	CPUVCORE-3PH
114S0219	1	RES,1.02K,1%,0402	R7136	CPUVCORE-4PH
114S0131	1	RES,130,1%,0402	R7136	CPUVCORE-3PH
132S8221	1	CAP,820PF,10%,0402	C7123	CPUVCORE-4PH
132S1534	1	CAP,0.0012UF,10%,0402	C7123	CPUVCORE-3PH

SYNC MASTER=K62 AARON		SYNC DATE=12/08/2009	
<b>CPU 3P/4P BOM OPTIONS</b>			
Apple Inc.	DRAWING NUMBER	051-8442	SIZE
	REVISION	10.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
	PAGE	76 OF 110	
	SHEET	70 OF 101	



# 1.5 V DDR SUPPLY



PPDDR\_S3\_REG  
 VOUT = 1.5V  
 PEAK = 11A  
 AVG = 6.7A


$$V_{out} = 0.75V * (1 + R_a / R_b)$$

# 1.8 V SUPPLY

1A Average current

$$V_o = 0.8 * (1 + R_a / R_b)$$

$$V_o = 0.8 * (1 + 59 / 47) = 1.804V$$




SYNC MASTER=K62, AARON		SYNC DATE=11/30/2009	
<b>1.5V / 1.8V VREGS</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	78 OF 110
		SHEET	72 OF 101




### 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator




SYNC MASTER=K62 AARON		SYNC DATE=N/A	
<b>3.42 G3HOT SUPPLY</b>			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	79 OF 110
		SHEET	73 OF 101


5V S0 FET (6.6A PK/3.1A AVG)




3.3V S0 FET (2.9APK / 2.0A AVG)




3.3V S3 FET (3.4A PK / 1.6A AVG)



1.5V S0 FET (4.8A PK / 4.8A AVG)



SYNC MASTER=K62, AARON		SYNC DATE=04/07/2010	
<b>S3+S0 FETS</b>			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	80 OF 110
		SHEET	74 OF 101



THE NMOS PMOS SHARING FOOTPRINT WILL NOT WORK DUE TO THE REVERSE POLARITY OF BODY DIODE.

Q8110 P-CH MOSFET 376S0933 4.6-MOHM 20A (WHEN USED W/Q8112)  
 IRFH9310PBF  
 POPN  
 CRITICAL

PROTO-3:  
 ADD C8111 2.2UF

R8132  
 0.005

10Amp-7Amp

REMOVE R8132 BEFORE DVT



SYNC MASTER=K62 JERRY		SYNC DATE=01/09/2011	
PAGE TITLE 12V_S0 & 12V_S5 switch			
DRAWING NUMBER 051-8442		SIZE D	
REVISION 10.1.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 81 OF 110		SHEET 75 OF 101	

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP5V\_S0\_MXM  
 - =PPV\_S0\_MXM\_PWRSRC

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - MXM



**MXM SPEC POWER REQUIREMENTS**  
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.0 A	3.3 W
5V	2.5 A	12.5 W
PWR (7-20V)	UP TO 10 A	PLATFORM DEPENDENT

**MXM DP PORT ROUTING**

	K62	K60
DP A	EXT DP1	EXT DP1
DP B	T29 DP2	T29 DP2
DP C	INT DP	INT DP
DP D	T29 DP1	T29 DP1
DP E	EXT DP2	

SYNC MASTER=K62, AARON SYNC DATE=N/A

**MXM PCIe, DP & Power**

Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 84 OF 110  
 SHEET: 76 OF 101


# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM


Signal aliases required by this page:  
 - =SMB\_MXM\_THRM\_DATA - =PM\_MXM\_PGOOD\_PULLUP  
 - =SMB\_MXM\_THRM\_CLK

BOM options provided by this page:

## PULLUPS & PULLDOWNS AT MXM CONNECTOR



MXM		MXM	
J8400 B35P101-0121 F-RT-SM (1 OF 4)		J8400 B35P101-0121 F-RT-SM (3 OF 4)	
79 MXM_DP_E_AUX_P 35	LVDS_DDC_CLK	VGA_DISABLE* 21	MXM_VGA_DISABLE_L 77
79 MXM_DP_E_AUX_N 33	LVDS_DDC_DAT	GPIO0 26	TP_MXM_GPIO0
79 MXM_DP_E_HPD 31	DVI_HPD	GPIO1 28	TP_MXM_GPIO1
79 MXM_DP_E_ML_N<3> 176	LVDS_LCLK*	GPIO2 30	TP_MXM_GPIO2
79 MXM_DP_E_ML_P<3> 178	LVDS_LCLK	HDMI_CEC 29	TP_MXM_HDMI_CEC
79 MXM_DP_E_ML_N<2> 200	LVDS_LTX0*	OEM0 38	
79 MXM_DP_E_ML_P<2> 202	LVDS_LTX0	OEM1 39	
79 MXM_DP_E_ML_N<1> 194	LVDS_LTX1*	OEM2 40	
79 MXM_DP_E_ML_P<1> 196	LVDS_LTX1	OEM3 41	
79 MXM_DP_E_ML_N<0> 188	LVDS_LTX2*	OEM4 42	
79 MXM_DP_E_ML_P<0> 190	LVDS_LTX2	OEM5 43	
96 MXM_LVDS_A_DATA_N<3> 182	LVDS_LTX3*	OEM6 44	
96 MXM_LVDS_A_DATA_P<3> 184	LVDS_LTX3	OEM7 45	
96 MXM_LVDS_B_CLK_N 169	LVDS_UCLK*	PNL_BL_EN 25	MXM_PNL_BL_EN 79
96 MXM_LVDS_B_CLK_P 171	LVDS_UCLK	PNL_BL_PWM 27	MXM_PNL_BL_PWM 84 100
96 MXM_LVDS_B_DATA_N<0> 193	LVDS_UTX0*	PNL_PWR_EN 23	MXM_PNL_PWR_EN 79
96 MXM_LVDS_B_DATA_P<0> 195	LVDS_UTX0	RSVD0 10	77 76 64 21 6 =PP3V3_S0_MXM
96 MXM_LVDS_B_DATA_N<1> 187	LVDS_UTX1*	RSVD1 159	TP_MXM_N_TDO
96 MXM_LVDS_B_DATA_P<1> 189	LVDS_UTX1	RSVD2 12	
96 MXM_LVDS_B_DATA_N<2> 181	LVDS_UTX2*	RSVD3 161	TP_MXM_N_TDI
96 MXM_LVDS_B_DATA_P<2> 183	LVDS_UTX2	RSVD4 163	TP_MXM_N_TCK
96 MXM_LVDS_B_DATA_N<3> 175	LVDS_UTX3*	RSVD5 165	TP_MXM_N_TMS
96 MXM_LVDS_B_DATA_P<3> 177	LVDS_UTX3	RSVD6 167	TP_MXM_N_TRST_L
100 64 PM_MXM_EN 8	PWR_EN	RSVD7 227	MXM_A_TESTEN
100 77 64 PM_MXM_PGOOD 6	PWR_GOOD	RSVD8 229	TP_MXM_A_TRST_L
47 MXM_PWR_LEVEL 18	PWR_LEVEL	RSVD9 231	TP_MXM_A_TDO
=SMB_MXM_THRM_SCL 34	SMB_CLK	RSVD10 233	TP_MXM_A_TDI
=SMB_MXM_THRM_SDA 32	SMB_DAT	RSVD11 235	TP_MXM_A_TMS
MXM_ALERT_L 22	TH_ALERT*	RSVD12 237	TP_MXM_A_TCK
MXM_OVERT_L 20	TH_OVERT*	RSVD13 238	
TP_MXM_TH_PWM 24	TH_PWM	RSVD14 239	
TP_MXM_VGA_DDC_CLK 160	VGA_DDC_CLK	RSVD15 240	
TP_MXM_VGA_DDC_DAT 158	VGA_DDC_DAT	RSVD16 241	
TP_MXM_VGA_BLUE 172	VGA_BLUE	RSVD17 242	
TP_MXM_VGA_GREEN 170	VGA_GREEN	RSVD18 243	
TP_MXM_VGA_HSYNC 164	VGA_HSYNC	RSVD19 245	
TP_MXM_VGA_RED 168	VGA_RED	RSVD20 247	
TP_MXM_VGA_VSYNC 162	VGA_VSYNC	RSVD21 249	
		RSVD22 14	
		RSVD23 16	
		PRSENT_L* 281	MXM_DETECT_L 77
		PRSENT_R* 2	MXM_DETECT_R 77
		WAKE* 4	TP_MXM_WAKE_L



PAGE TITLE		SYNC DATE=N/A	
MXM I/O			
Apple Inc.	DRAWING NUMBER	051-8442	SIZE
	REVISION	10.1.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		85 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		77 OF 101	
IV ALL RIGHTS RESERVED			

# MXM TX CAPS

93	93	PEG_R2D_C_P<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<15>	76 93
93	93	PEG_R2D_C_N<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<15>	76 93
93	93	PEG_R2D_C_N<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<14>	76 93
93	93	PEG_R2D_C_P<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<14>	76 93
93	93	PEG_R2D_C_N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<13>	76 93
93	93	PEG_R2D_C_P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<13>	76 93
93	93	PEG_R2D_C_P<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<12>	76 93
93	93	PEG_R2D_C_N<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<12>	76 93
93	93	PEG_R2D_C_N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<11>	76 93
93	93	PEG_R2D_C_P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<11>	76 93
93	93	PEG_R2D_C_N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<10>	76 93
93	93	PEG_R2D_C_P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<10>	76 93
93	93	PEG_R2D_C_P<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<9>	76 93
93	93	PEG_R2D_C_N<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<9>	76 93
93	93	PEG_R2D_C_N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<8>	76 93
93	93	PEG_R2D_C_P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<8>	76 93
93	93	PEG_R2D_C_P<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<7>	76 93
93	93	PEG_R2D_C_N<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<7>	76 93
93	93	PEG_R2D_C_P<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<6>	76 93
93	93	PEG_R2D_C_N<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<6>	76 93
93	93	PEG_R2D_C_N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<5>	76 93
93	93	PEG_R2D_C_P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<5>	76 93
93	93	PEG_R2D_C_N<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<4>	76 93
93	93	PEG_R2D_C_P<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<4>	76 93
93	93	PEG_R2D_C_P<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<3>	76 93
93	93	PEG_R2D_C_N<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<3>	76 93
93	93	PEG_R2D_C_N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<2>	76 93
93	93	PEG_R2D_C_P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<2>	76 93
93	93	PEG_R2D_C_P<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<1>	76 93
93	93	PEG_R2D_C_N<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<1>	76 93
93	93	PEG_R2D_C_N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<0>	76 93
93	93	PEG_R2D_C_P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<0>	76 93

# MXM RX CAPS

93	93	MXM_PCIE_D2R_P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<0>	76 93
93	93	MXM_PCIE_D2R_N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<0>	76 93
93	93	MXM_PCIE_D2R_P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<1>	76 93
93	93	MXM_PCIE_D2R_N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<1>	76 93
93	93	MXM_PCIE_D2R_P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<2>	76 93
93	93	MXM_PCIE_D2R_N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<2>	76 93
93	93	MXM_PCIE_D2R_P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<3>	76 93
93	93	MXM_PCIE_D2R_N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<3>	76 93
93	93	MXM_PCIE_D2R_P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<4>	76 93
93	93	MXM_PCIE_D2R_N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<4>	76 93
93	93	MXM_PCIE_D2R_P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<5>	76 93
93	93	MXM_PCIE_D2R_N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<5>	76 93
93	93	MXM_PCIE_D2R_P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<6>	76 93
93	93	MXM_PCIE_D2R_N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<6>	76 93
93	93	MXM_PCIE_D2R_P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<7>	76 93
93	93	MXM_PCIE_D2R_N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<7>	76 93
93	93	MXM_PCIE_D2R_P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<8>	76 93
93	93	MXM_PCIE_D2R_N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<8>	76 93
93	93	MXM_PCIE_D2R_P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<9>	76 93
93	93	MXM_PCIE_D2R_N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<9>	76 93
93	93	MXM_PCIE_D2R_P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<10>	76 93
93	93	MXM_PCIE_D2R_N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<10>	76 93
93	93	MXM_PCIE_D2R_P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<11>	76 93
93	93	MXM_PCIE_D2R_N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<11>	76 93
93	93	MXM_PCIE_D2R_P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<12>	76 93
93	93	MXM_PCIE_D2R_N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<12>	76 93
93	93	MXM_PCIE_D2R_P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<13>	76 93
93	93	MXM_PCIE_D2R_N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<13>	76 93
93	93	MXM_PCIE_D2R_P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<14>	76 93
93	93	MXM_PCIE_D2R_N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<14>	76 93
93	93	MXM_PCIE_D2R_P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<15>	76 93
93	93	MXM_PCIE_D2R_N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<15>	76 93

SYNC MASTER=K62		SYNC DATE=N/A	
PAGE TITLE <b>MXM PCIE CAPS</b>			
DRAWING NUMBER 051-8442		SIZE D	
REVISION 10.1.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 86 OF 110		SHEET 78 OF 101	

# Page Notes

Power aliases required by this page:

---

Signal aliases required by this page:  
(NONE)

---

BOM options provided by this page:  
(NONE)

## MXM ALIAS

```

96 76 MXM DP A ML P<0..3> == DP EXTA ML C P<0..3> 85 96
      MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP A ML N<0..3> == DP EXTA ML C N<0..3> 85 96
      MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP A AUX P == DP EXTA AUXCH C P 79 85 96
      MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP A AUX N == DP EXTA AUXCH C N 79 85 96
      MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP A HPD == DP EXTA HPD 85
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM DP E ML P<0..3> == DP EXTB ML C P<0..3> 87 96
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM DP E ML N<0..3> == DP EXTB ML C N<0..3> 87 96
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM DP E AUX P == DP EXTB AUXCH C P 79 87 96
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM DP E AUX N == DP EXTB AUXCH C N 79 87 96
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM DP E HPD == DP EXTB HPD 87
      MAKE_BASE=TRUE NO_TEST=TRUE
  
```

## DDC/AUX ALIAS

```

96 85 79 DP EXTA AUXCH C P == DP EXTA DDC CLK 85
      MAKE_BASE=TRUE
96 85 79 DP EXTB AUXCH C N == DP EXTA DDC DATA 85
      MAKE_BASE=TRUE
96 87 79 DP EXTB AUXCH C P == DP EXTB DDC CLK 87
      MAKE_BASE=TRUE
96 87 79 DP EXTB AUXCH C N == DP EXTB DDC DATA 87
      MAKE_BASE=TRUE
  
```

## NO\_TEST T29 & DP DC BIAS

888 T29 A BIAS R2D P0 85 86	NO_TEST=TRUE	888 T29 B BIAS R2D P2 87 88	NO_TEST=TRUE
889 T29 A BIAS R2D N0 85 86	NO_TEST=TRUE	889 T29 B BIAS R2D N2 87 88	NO_TEST=TRUE
890 T29 A BIAS R2D P1 85 86	NO_TEST=TRUE	890 T29 B BIAS R2D P3 87 88	NO_TEST=TRUE
891 T29 A BIAS R2D N1 85 86	NO_TEST=TRUE	891 T29 B BIAS R2D N3 87 88	NO_TEST=TRUE
892 T29 A BIAS 83 85 86	NO_TEST=TRUE	892 T29 B BIAS 83 87 88 99	NO_TEST=TRUE
893 T29 A BIAS P1 86	NO_TEST=TRUE	893 T29 B BIAS P3 88	NO_TEST=TRUE
894 T29 A BIAS N1 86	NO_TEST=TRUE	894 T29 B BIAS N3 88	NO_TEST=TRUE
895 DP A BIAS P0 85 86	NO_TEST=TRUE	895 DP B BIAS P0 87 88	NO_TEST=TRUE
896 DP A BIAS N0 85 86	NO_TEST=TRUE	896 DP B BIAS N0 87 88	NO_TEST=TRUE
897 DP A BIAS P2 85 86	NO_TEST=TRUE	897 DP B BIAS P2 87 88	NO_TEST=TRUE
898 DP A BIAS N2 85 86	NO_TEST=TRUE	898 DP B BIAS N2 87 88	NO_TEST=TRUE
899 DP A BIAS 85 99	NO_TEST=TRUE	899 DP B BIAS 87	NO_TEST=TRUE

## T29 CONN POWER AND CONTROL ALIAS

```

6 ==PP3V3 SW DPAPWR == PP3V3 SW DPAPWR 85 98
6 ==PP3V3 SW DPBPWR == PP3V3 SW DPBPWR 87 98
100 36 33 19 PCIE WAKE L == T29 WAKE L 85 87
96 76 MXM DP B ML P<0..3> == DP T29SNK1 ML C P<0..3> 89 99
      MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP B ML N<0..3> == DP T29SNK1 ML C N<0..3> 89 99
      MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP B AUX P == DP T29SNK1 AUXCH C P 89 99
      MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP B AUX N == DP T29SNK1 AUXCH C N 89 99
      MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP B HPD == DP T29SNK1 HPD 89
      MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP D ML P<0..3> == DP T29SNK0 ML C P<0..3> 89 99
      MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP D ML N<0..3> == DP T29SNK0 ML C N<0..3> 89 99
      MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP D AUX P == DP T29SNK0 AUXCH C P 89 99
      MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP D AUX N == DP T29SNK0 AUXCH C N 89 99
      MAKE_BASE=TRUE NO_TEST=TRUE
96 76 MXM DP D HPD == DP T29SNK0 HPD 89
      MAKE_BASE=TRUE NO_TEST=TRUE
  
```

## UNUSED MXM CONTROL SIGNALS

```

77 MXM PNL BL EN == NC MXM PNL BL EN
      MAKE_BASE=TRUE NO_TEST=TRUE
77 MXM PNL PWR EN == NC MXM PNL PWR EN
      MAKE_BASE=TRUE NO_TEST=TRUE
  
```

## Unused MXM Interfaces

```

96 77 MXM LVDS A DATA N<3> == NC MXM LVDS A DATA N<3>
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS A DATA P<3> == NC MXM LVDS A DATA P<3>
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B CLK N == NC MXM LVDS B CLK N
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B CLK P == NC MXM LVDS B CLK P
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA N<0> == NC MXM LVDS B DATA N<0>
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA P<0> == NC MXM LVDS B DATA P<0>
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA N<1> == NC MXM LVDS B DATA N<1>
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA P<1> == NC MXM LVDS B DATA P<1>
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA N<2> == NC MXM LVDS B DATA N<2>
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA P<2> == NC MXM LVDS B DATA P<2>
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA N<3> == NC MXM LVDS B DATA N<3>
      MAKE_BASE=TRUE NO_TEST=TRUE
96 77 MXM LVDS B DATA P<3> == NC MXM LVDS B DATA P<3>
      MAKE_BASE=TRUE NO_TEST=TRUE
  
```

PAGE TITLE		SYNC MASTER=K62 AARON		SYNC DATE=N/A	
<b>DP ALIAS</b>				DRAWING NUMBER	SIZE
Apple Inc.				051-8442	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				REVISION	BRANCH
				10.1.0	
				PAGE	87 OF 110
				SHEET	79 OF 101


GreenCLK Implementation Notes:

VBAT: Alias as appropriate (see note below & Desktop Example)  
 +V3.3A: Alias as appropriate (see note below)  
 VDD\_25M: 3.3V matching 'highest' VDDIO power state (ENET)  
 VDDIO\_25M\_A: SB power rail for XTAL circuit.  
 VDDIO\_25M\_B: Ethernet power rail for XTAL circuit.  
 VDDIO\_25M\_C: T29 power rail for XTAL circuit.

NOTE: VDD\_25M must be powered if any VDDIO\_25M\_x is powered.

For Cougar Point Desktop: VDDIO = VCCVRM (1.8V), Vclk = 1.1V Max, Divider: 604 / 1000  
 For Cougar Point Mobile: VDDIO = VCCVRM (1.5V), Vclk = 1.1V Max, Divider: 332 / 1000  
 For Caesar-IV (BCMS7765): VDDIO = XTALVDDH (3.3V), Vclk = 3.3V Max. No Divider Necessary

System RTC Power Source & 32kHz / 25MHz Clock Generator



SYNC MASTER=K62 AARON		SYNC DATE=N/A	
PAGE TITLE: GREEN CLOCK			
Apple Inc.		DRAWING NUMBER: 051-8442	SIZE: D
		REVISION: 10.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE: 88 OF 110	SHEET: 80 OF 101




Page Notes

Power aliases required by this page:  
 - =PP3V3\_T29\_P3V3T29FET (3.3V FET Input)  
 - =PP3V3\_T29\_FET (3.3V FET Output)  
 - =PP3V3\_S0\_T29PWRCTL  
 - =PP1V05\_T29\_P1V05T29FET (1.05V FET Input)  
 - =PP1V05\_T29\_FET (1.05V FET Output)


Signal aliases required by this page:  
 - =T29\_CLKREQ\_L  
 - T29\_RESET\_L

BOM options provided by this page:  
 (NONE)


Supervisor & CLKREQ# Isolation




T29 CLKREQ# ISOLATION



3.3V T29 Switch



1.05V T29 Switch



SYNC MASTER=K62 AARON		SYNC DATE=(MASTER)	
PAGE TITLE			
T29 POWER			
		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	89 OF 110
		SHEET	81 OF 101

Page Notes



Power aliases required by this page:  
 - =PP12V\_S0\_LCD  
 - =PP3V3\_S0\_VIDEO

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 IG, MXM, MLB\_PNL\_PWR, LCD\_PNL\_PWR


INTERNAL DP INTERFACE

INTERNAL DP POWER




BACKLIGHT CONTROL SUPPORT

guarantee backlight is  
 only on when Panel has valid video




PAGE TITLE		SYNC DATE=N/A	
Display: Int DP Connector			
DRAWING NUMBER		SIZE	
051-8442		D	
REVISION		BRANCH	
10.1.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
90 OF 110		82 OF 101	






SYNC MASTER=K62 AARON		SYNC DATE=N/A	
<b>Internal DP MUXing</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	92 OF 110
		SHEET	84 OF 101



### DP A Super-Driver

PS8301 I2C Addresses:  
 A1 A0 Addr (W/R)  
 0 0 0x96/0x97  
 0 1 0xB6/0xB7  
 1 0 0x94/0x95  
 1 1 0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.




T29 signals are P/N-swapped after AC caps to improve layout. (All 4 L's)


R9308/R9309 maintain bias on C9308/C9309 to prevent spikes on U9310 AUXDDC\_OFF transitions from high to low.

AUXCH Snoop Port, used by PS8301 during training.


### Port A MCU



### T29 A High-Speed Signals




### DP/T29 A Low-Speed MUX



Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100-ohm pull-downs would defeat DP Sink's detection of DP Source.


SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
<b>DisplayPort/T29 A MUXing</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	93 OF 110
		SHEET	85 OF 101

# DisplayPort/T29 A Connector




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11780006	2	RES,1K,5%,0201	R9494,R9495	T29
11780002	2	RES,0R,5%,0201	R9494,R9495	NO_T29
132S0165	2	CAP,330PF,10%,16V,0201	C9494,C9495	T29
152S1300	2	IND,650NH,5%,0.052OHM,0603	L9498,L9499	T29
11380022	2	RES,0R,5%,0603	L9498,L9499	NO_T29


## T29 BIAS RC



## DP BIAS CAPS



SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
DisplayPort/T29 A Connector			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	94 OF 110
		SHEET	86 OF 101



T29 signals are P/N-swapped after AC caps to improve layout. (All 4 L's)

R9508/R9509 maintain bias on C9508/C9509 to prevent spikes when U9510 AUXDDC\_OFF transitions from high to low.

PS8301 I2C Addresses:  
 A1 A0 Addr (W/R)  
 0 0 0x96/0x97  
 0 1 0xB6/0xB7  
 1 0 0x94/0x95  
 1 1 0xB4/0xB5  
 Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

### DP B Super-Driver

### Port B MCU

### T29 B High-Speed Signals

### DP/T29 B Low-Speed MUX

=T29\_WAKE\_L:  
 Desktops use PCIe WAKE#  
 Mobiles use S4 WAKE#


R9530 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

CBTL04DP081 (353S3151) and PI3VEDP212 (353S3055) are footprint-compatible parts with similar pinouts. NXP uses pin 10 for ML and HPD, Pericom uses pin 10 for ML and pin 11 for HPD.

Note: U9590 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9590 AUX defaults to DP mode because 100-ohm pull-downs would defeat DP Sink's detection of DP Source.

SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
<b>DisplayPort/T29 B MUXing</b>			
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		PAGE	95 OF 110
		SHEET	87 OF 101


# DisplayPort/T29 B Connector




DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

## T29 BIAS RC





## DP BIAS CAPS



SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
DisplayPort/T29 B Connector			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	96 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	88 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







=PP1V05 T29 RTE  
 2100 mA (Single Port)  
 2250 mA (Dual Port)  
 EDP: 3000 mA

=PP3V3 T29 RTE  
 135 mA (Single-Port)  
 152 mA (Dual-Port)  
 EDP: 200 mA

0-ohms are placeholders for now, replace with proper values after characterization.

Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE			
T29 Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	98 OF 110
		SHEET	90 OF 101

K60/62 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA, BGA_P1MM	MM	15.5.1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	TOP, BOTTOM	Y	0.21 MM	0.090 MM	=STANDARD		
34_OHM_SE	*	Y	0.19 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.090 MM	=STANDARD		
39_OHM_SE	*	Y	0.159 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	TOP, BOTTOM	Y	0.151 MM	0.090 MM	=STANDARD		
42_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.1 MM	0.085 MM	15 MM		
50_OHM_SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD		
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
68_OHM_DIFF	ISL3, ISL6	Y	0.16 MM	0.090 MM	=STANDARD	0.13 MM	0.1 MM
68_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.090 MM	=STANDARD	0.13 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.115 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.099 MM	0.085 MM	12 MM	0.2 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.081 MM	0.081 MM	=STANDARD	0.25 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM	=STANDARD	0.320 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
POWER_WIDTH	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_CTL	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
3.5:1_SPACING	*	0.35 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?
6:1_SPACING	*	0.6 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.8 MM	1000

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=DEFAULT	?
BGA_P1P5MM	*	0.15 MM	?
BGA_P2MM	*	0.2 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
*	*	BGA	BGA_P1MM
MEK_CLK	*	BGA	BGA_P1P5MM
CLK_PCIE	*	BGA	BGA_P1MM
CLK_LPC	*	BGA	BGA_P1MM
CLK_PCI	*	BGA	BGA_P1MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CONTROL	*	*	SWITCHNODE
VR_CONTROL	VR_CONTROL	*	STANDARD
VR_CONTROL	SWITCHNODE	*	STANDARD
VR_CONTROL	GND	*	STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER	BGA_P1MM	POWER_CTL
POWER	*	POWER_WIDTH
VR_CTL_PHY	BGA_P1MM	DEFAULT
VR_CTL_PHY	*	POWER_CTL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.155 MM	?
2X_DIELECTRIC	TOP, BOTTOM	0.145 MM	?
3X_DIELECTRIC	*	0.230 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.215 MM	?
4X_DIELECTRIC	*	0.305 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.285 MM	?
5X_DIELECTRIC	*	0.380 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.355 MM	?
7X_DIELECTRIC	*	0.532 MM	?
7X_DIELECTRIC	TOP, BOTTOM	0.497 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	*	*	STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	STANDARD

BOARD STACK-UP

TOP	HALF OZ	SIGNAL
	0.071	PREPREG
2	TWO OZ	GND
	0.076	PREPREG
3	ONE OZ	SIGNAL
	0.370	PREPREG
4	TWO OZ	POWER
	0.101	CORE
5	TWO OZ	POWER
	0.370	PREPREG
6	ONE OZ	SIGNAL
	0.076	PREPREG
7	TWO OZ	GND
	0.071	PREPREG
BOTTOM	HALF OZ	SIGNAL

BOARD THICKNESS = 62 MIL (1.5748 mm)

SYNC MASTER=K62_AARON		SYNC DATE=06/08/2010	
PAGE TITLE <b>K60/K62 RULE DEFINITIONS</b>			
DRAWING NUMBER 051-8442		SIZE D	
REVISION 10.1.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 100 OF 110		SHEET 91 OF 101	

MEMORY BUS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
MEM_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
MEM_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
MEM_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF
MEM_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=5:1_SPACING	?
MEM_CTRL2CTRL	*	=2.5:1_SPACING	?
MEM_CTRL2MEM	*	=3.5:1_SPACING	?
MEM_CMD2CMD	*	=2:1_SPACING	?
MEM_CMD2MEM	*	=3.5:1_SPACING	?
MEM_DQ_SAMEBYTE	*	=3:1_SPACING	?
MEM_DQ_DIFFBYTE	*	=5:1_SPACING	?
MEM_DATA2MEM	*	=4:1_SPACING	?
MEM_DQS2MEM	*	=4:1_SPACING	?
MEM_2OTHER	*	=5:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE0	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE1	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE2	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE3	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE4	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE5	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE6	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE7	*	MEM_DQS2MEM
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE5	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE5	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE5	MEM_DQ_BYTE5	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE5	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE5	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE5	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE6	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE6	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE6	MEM_DQ_BYTE6	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE6	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE6	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE7	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE7	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE7	MEM_DQ_BYTE7	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE7	*	*	MEM_2OTHER

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	VOLTAGE
	MEM_68D	MEM_CLK		MEM A CLK P<3..0>
	MEM_68D	MEM_CLK		MEM A CLK N<3..0>
	MEM_39S	MEM_CTRL		MEM A CKE<3..0>
	MEM_39S	MEM_CTRL		MEM A CS L<3..0>
	MEM_39S	MEM_CTRL		MEM A ODT<3..0>
	MEM_34S	MEM_CMD		MEM A A<15..0>
	MEM_34S	MEM_CMD		MEM A BA<2..0>
	MEM_34S	MEM_CMD		MEM A RAS L
	MEM_34S	MEM_CMD		MEM A CAS L
	MEM_34S	MEM_CMD		MEM A WE L
	MEM_42S	MEM_DQ_BYTE0		MEM A DQ<7..0>
	MEM_42S	MEM_DQ_BYTE1		MEM A DQ<15..8>
	MEM_42S	MEM_DQ_BYTE2		MEM A DQ<23..16>
	MEM_42S	MEM_DQ_BYTE3		MEM A DQ<31..24>
	MEM_42S	MEM_DQ_BYTE4		MEM A DQ<39..32>
	MEM_42S	MEM_DQ_BYTE5		MEM A DQ<47..40>
	MEM_42S	MEM_DQ_BYTE6		MEM A DQ<55..48>
	MEM_42S	MEM_DQ_BYTE7		MEM A DQ<63..56>
	MEM_42S_D	MEM_DQS		MEM A DQS P<0>
	MEM_42S_D	MEM_DQS		MEM A DQS N<0>
	MEM_42S_D	MEM_DQS		MEM A DQS P<1>
	MEM_42S_D	MEM_DQS		MEM A DQS N<1>
	MEM_42S_D	MEM_DQS		MEM A DQS P<2>
	MEM_42S_D	MEM_DQS		MEM A DQS N<2>
	MEM_42S_D	MEM_DQS		MEM A DQS P<3>
	MEM_42S_D	MEM_DQS		MEM A DQS N<3>
	MEM_42S_D	MEM_DQS		MEM A DQS P<4>
	MEM_42S_D	MEM_DQS		MEM A DQS N<4>
	MEM_42S_D	MEM_DQS		MEM A DQS P<5>
	MEM_42S_D	MEM_DQS		MEM A DQS N<5>
	MEM_42S_D	MEM_DQS		MEM A DQS P<6>
	MEM_42S_D	MEM_DQS		MEM A DQS N<6>
	MEM_42S_D	MEM_DQS		MEM A DQS P<7>
	MEM_42S_D	MEM_DQS		MEM A DQS N<7>
	MEM_50S	DM		MEM RESET L

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	VOLTAGE
	MEM_68D	MEM_CLK		MEM B CLK P<3..0>
	MEM_68D	MEM_CLK		MEM B CLK N<3..0>
	MEM_39S	MEM_CTRL		MEM B CKE<3..0>
	MEM_39S	MEM_CTRL		MEM B CS L<3..0>
	MEM_39S	MEM_CTRL		MEM B ODT<3..0>
	MEM_34S	MEM_CMD		MEM B A<15..0>
	MEM_34S	MEM_CMD		MEM B BA<2..0>
	MEM_34S	MEM_CMD		MEM B RAS L
	MEM_34S	MEM_CMD		MEM B CAS L
	MEM_34S	MEM_CMD		MEM B WE L
	MEM_42S	MEM_DQ_BYTE0		MEM B DQ<7..0>
	MEM_42S	MEM_DQ_BYTE1		MEM B DQ<15..8>
	MEM_42S	MEM_DQ_BYTE2		MEM B DQ<23..16>
	MEM_42S	MEM_DQ_BYTE3		MEM B DQ<31..24>
	MEM_42S	MEM_DQ_BYTE4		MEM B DQ<39..32>
	MEM_42S	MEM_DQ_BYTE5		MEM B DQ<47..40>
	MEM_42S	MEM_DQ_BYTE6		MEM B DQ<55..48>
	MEM_42S	MEM_DQ_BYTE7		MEM B DQ<63..56>
	MEM_42S_D	MEM_DQS		MEM B DQS P<0>
	MEM_42S_D	MEM_DQS		MEM B DQS N<0>
	MEM_42S_D	MEM_DQS		MEM B DQS P<1>
	MEM_42S_D	MEM_DQS		MEM B DQS N<1>
	MEM_42S_D	MEM_DQS		MEM B DQS P<2>
	MEM_42S_D	MEM_DQS		MEM B DQS N<2>
	MEM_42S_D	MEM_DQS		MEM B DQS P<3>
	MEM_42S_D	MEM_DQS		MEM B DQS N<3>
	MEM_42S_D	MEM_DQS		MEM B DQS P<4>
	MEM_42S_D	MEM_DQS		MEM B DQS N<4>
	MEM_42S_D	MEM_DQS		MEM B DQS P<5>
	MEM_42S_D	MEM_DQS		MEM B DQS N<5>
	MEM_42S_D	MEM_DQS		MEM B DQS P<6>
	MEM_42S_D	MEM_DQS		MEM B DQS N<6>
	MEM_42S_D	MEM_DQS		MEM B DQS P<7>
	MEM_42S_D	MEM_DQS		MEM B DQS N<7>

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE0	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE0	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE0	MEM_DQ_BYTE0	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE1	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE2	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE1	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE1	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE1	MEM_DQ_BYTE1	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE2	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE2	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE2	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE2	MEM_DQ_BYTE2	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE3	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE3	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE3	MEM_DQ_BYTE3	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE4	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE4	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE4	MEM_DQ_BYTE4	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	*	*	MEM_2OTHER

MEMORY MISC PROPERTIES

VOLTAGE	PHYSICAL	NET_TYPE	SPACING	VOLTAGE
	MEM_POWER_PHY	MEM_POWER		CPU DIMM VREF A
	MEM_POWER_PHY	MEM_POWER		CPU DIMM VREF B
	MEM_POWER_PHY	MEM_POWER		CPU DDR VREF
	MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMA DACOUT
	MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMA OPFB
	MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMA DQ
	MEM_POWER_PHY	MEM_POWER		CPU DIMM VREF A SW
	MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMB DACOUT
	MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMB OPFB
	MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMB DQ
	MEM_POWER_PHY	MEM_POWER		CPU DIMM VREF B SW

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_POWER_WIDTH	*	Y	0.500 MM	0.250 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_POWER_PHY	*	MEM_POWER_WIDTH	MEM_POWER	*	=3:1_SPACING	?

SYNC MASTER=K62 ROSITA SYNC DATE=01/09/2011

Page Title: Memory Constraints

Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 101 OF 110 SHEET: 92 OF 101

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=4X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4:1_SPACING	?
CLK_PCIE	*	0.5 MM	?				

CPU

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_RCOMP_PHY	*	Y	0.254 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP	*	0.2 MM	?
CPU_RCOMP	*	0.2 MM	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=6:1_SPACING	?	SATA	TOP,BOTTOM	=6:1_SPACING	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
<b>SATA</b>			
[HSD]	SATA_90D	SATA	SATA SSD R2D C P 18 42
[HSD]	SATA_90D	SATA	SATA SSD R2D C N 18 42
[HSD]	SATA_90D	SATA	SATA SSD R2D P 42
[HSD]	SATA_90D	SATA	SATA SSD R2D N 42
[HSD]	SATA_90D	SATA	SATA SSD D2R P 18 42
[HSD]	SATA_90D	SATA	SATA SSD D2R N 18 42
[HSD]	SATA_90D	SATA	SATA SSD D2R C P 42
[HSD]	SATA_90D	SATA	SATA SSD D2R C N 42
<b>PCIE</b>			
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 R2D P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 R2D N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 R2D C P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 R2D C N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 D2R P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 D2R N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 D2R C P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 1 D2R C N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 R2D P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 R2D N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 R2D C P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 R2D C N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 D2R P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 D2R N
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 D2R C P
[HSD]	PCI_E_85D	PCIE	PCIE USB3 2 D2R C N
<b>CPU ITP</b>			
[HSD]	CPU_50S	CPU_ITP	XDP_BPM L<7..0> 11 25
[HSD]	CPU_50S	CPU_ITP	CPU_CFG<17..0> 10 15 25
[HSD]	CPU_50S	CPU_ITP	XDP_OBSDATA B<3..0> 25
[HSD]	CPU_50S	CPU_ITP	XDP_CPU_CFG<0> 25
[HSD]	CPU_50S	CPU_ITP	XDP_CPU_TDO 11 25
[HSD]	CPU_50S	CPU_ITP	XDP_CPU_TDI 11 25
[HSD]	CPU_50S	CPU_ITP	XDP_CPU_TMS 11 25
[HSD]	CPU_50S	CPU_ITP	XDP_CPU_TCK 11 25
[HSD]	CPU_50S	CPU_ITP	XDP_CPU_TRST L 11 25
<b>CPU_MISC</b>			
[HSD]	CPU_RCOMP_PHY	CPU_RCOMP	CPU_PEG_COMP 10

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOO

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
<b>PCIE GRAPHICS</b>			
[HSD]	PCI_E_85D	PCIE	PEG_R2D_C_P<15..0> 9 78
[HSD]	PCI_E_85D	PCIE	PEG_R2D_C_N<15..0> 9 78
[HSD]	PCI_E_85D	PCIE	PEG_D2R_P<15..0> 9 78
[HSD]	PCI_E_85D	PCIE	PEG_D2R_N<15..0> 9 78
[HSD]	PCI_E_85D	PCIE	MMX_PCIE_R2D_P<7..0> 76 78
[HSD]	PCI_E_85D	PCIE	MMX_PCIE_R2D_N<7..0> 76 78
[HSD]	PCI_E_85D	PCIE	MMX_PCIE_D2R_P<7..0> 76 78
[HSD]	PCI_E_85D	PCIE	MMX_PCIE_D2R_N<7..0> 76 78
<b>PCIE I/O</b>			
[HSD]	PCI_E_85D	PCIE	PCIE_MINI_R2D_P 33
[HSD]	PCI_E_85D	PCIE	PCIE_MINI_R2D_N 33
[HSD]	PCI_E_85D	PCIE	PCIE_MINI_R2D_C_P 18 33
[HSD]	PCI_E_85D	PCIE	PCIE_MINI_R2D_C_N 18 33
[HSD]	PCI_E_85D	PCIE	PCIE_MINI_D2R_P 18 33
[HSD]	PCI_E_85D	PCIE	PCIE_MINI_D2R_N 18 33
<b>PCIE FW</b>			
[HSD]	PCI_E_85D	PCIE	PCIE_FW_R2D_P 39
[HSD]	PCI_E_85D	PCIE	PCIE_FW_R2D_N 39
[HSD]	PCI_E_85D	PCIE	PCIE_FW_R2D_C_P 18 39
[HSD]	PCI_E_85D	PCIE	PCIE_FW_R2D_C_N 18 39
[HSD]	PCI_E_85D	PCIE	PCIE_FW_D2R_P 18 39
[HSD]	PCI_E_85D	PCIE	PCIE_FW_D2R_N 18 39
[HSD]	PCI_E_85D	PCIE	PCIE_FW_D2R_C_P 39
[HSD]	PCI_E_85D	PCIE	PCIE_FW_D2R_C_N 39
<b>DMI</b>			
[HSD]	CLK_PCIE_90D	CLK_PCIE	DMI_MIDBUS_CLK100M_N 11 18
[HSD]	CLK_PCIE_90D	CLK_PCIE	DMI_MIDBUS_CLK100M_P 11 18
[HSD]	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_N 11 18
[HSD]	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_P 11 18
[HSD]	PCI_E_85D	PCIE	DMI_S2N_P<3..0> 10 19
[HSD]	PCI_E_85D	PCIE	DMI_S2N_N<3..0> 10 19
[HSD]	PCI_E_85D	PCIE	DMI_N2S_P<3..0> 10 19
[HSD]	PCI_E_85D	PCIE	DMI_N2S_N<3..0> 10 19
<b>PCIE REF CLOCKS</b>			
[HSD]	CLK_PCIE_90D	CLK_PCIE	GPU_CLK100M_PCIE_P 9
[HSD]	CLK_PCIE_90D	CLK_PCIE	GPU_CLK100M_PCIE_N 9
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_MINI_P 18 33
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_MINI_N 18 33
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P 18 39
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_N 18 39
[HSD]	ENET_100D	ENET_MII	PCIE_CLK100M_ENET_P 18 37
[HSD]	ENET_100D	ENET_MII	PCIE_CLK100M_ENET_N 18 37
<b>SATA</b>			
[HSD]	SATA_90D	SATA	SATA_HDD_R2D_C_P 18 42
[HSD]	SATA_90D	SATA	SATA_HDD_R2D_C_N 18 42
[HSD]	SATA_90D	SATA	SATA_HDD_R2D_P 42
[HSD]	SATA_90D	SATA	SATA_HDD_R2D_N 42
[HSD]	SATA_90D	SATA	SATA_HDD_D2R_P 18 42
[HSD]	SATA_90D	SATA	SATA_HDD_D2R_N 18 42
[HSD]	SATA_90D	SATA	SATA_HDD_D2R_C_P 42
[HSD]	SATA_90D	SATA	SATA_HDD_D2R_C_N 42
[HSD]	SATA_90D	SATA	SATA_ODD_R2D_C_P 18 42
[HSD]	SATA_90D	SATA	SATA_ODD_R2D_C_N 18 42
[HSD]	SATA_90D	SATA	SATA_ODD_R2D_P 42
[HSD]	SATA_90D	SATA	SATA_ODD_R2D_N 42
[HSD]	SATA_90D	SATA	SATA_ODD_D2R_P 18 42
[HSD]	SATA_90D	SATA	SATA_ODD_D2R_N 18 42
[HSD]	SATA_90D	SATA	SATA_ODD_D2R_C_P 42
[HSD]	SATA_90D	SATA	SATA_ODD_D2R_C_N 42
<b>CLOCKS</b>			
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_DMI_P 18 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_DMI_N 18 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P 18 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N 18 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P 18 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N 18 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	ITEXDP_CLK100M_N 18 25
[HSD]	CLK_PCIE_90D	CLK_PCIE	ITEXDP_CLK100M_P 18 25
[HSD]	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N 11 18
[HSD]	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P 11 18
[HSD]	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P 25
[HSD]	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N 25
<b>UNUSED CLOCKS</b>			
[HSD]	CLK_PCIE_90D	CLK_PCIE	TP_CLK133M_PCH_N 26
[HSD]	CLK_PCIE_90D	CLK_PCIE	TP_CLK133M_PCH_P 26
<b>UNUSED PCIE</b>			
[HSD]	PCI_E_85D	PCIE	MMX_PCIE_R2D_P<8..15> 76 78
[HSD]	PCI_E_85D	PCIE	MMX_PCIE_R2D_N<8..15> 76 78
[HSD]	PCI_E_85D	PCIE	MMX_PCIE_D2R_P<8..15> 76 78
[HSD]	PCI_E_85D	PCIE	MMX_PCIE_D2R_N<8..15> 76 78

SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE			
PCIE/DMI/FDI/SATA CONSTRAINTS		DRAWING NUMBER	051-8442
Apple Inc.		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	102 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	93 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

**PCH CONSTRAINTS**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	=4:1_SPACING	?
COMP_PCH	*	0.2 MM	?
ITP_PCH	*	0.2 MM	?

**PCI Bus Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

**LPC Bus Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

**SMBus Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

**HD Audio Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?

**SPI Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

**XTAL Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

PHYSICAL	NET_TYPE	SPACING	
R325	PM	T29 CLKREQ L	15 21 81
R330	PM	FW MINI CLKREQ L	15 18
R335	PM	BLC GPIO	6 15 21
R340	PM	T29 SW RESET L	15 21 81
R345	PM	ENET CLKREQ L	15 18 36
R350	PM	DP GPU T29_SEL	18 63 84
R355	PM	T29 MCU INT L	20 85 87
R360	PM	T29 DP PORTA PWR EN	20 25 83 100
R365	PM	T29 DP PORTB PWR EN	20 25 83
R370	PM	DP AUXCH ISOL	15 18 25 85 87
R375	PM	PLT RST BUF L	27
R380	PM	XDFCPU PLTREST L	25 27
R385	PM	PCH_PEG_CLKREQ L	21
R390	PM	ENET SW RESET L	15 21 36
R395	PM	CPU SKTOCC	63
R400	PM	PM EN USB PWR	43 63

PHYSICAL	NET_TYPE	SPACING	
R405	PM	ENET RESET LOGIC L	36
R410	PM	ENET RESET FET L	
R415	PM	ENET CLKREQ FET L	36 37
R420	PM	PGOOD 5V 1V05 3V3	64 100
R425	PM	PGOOD CPU CORE	64 100
R430	PM	ALL SYS PWBGD	64 100
R435	PM	PGOOD 3V3 1V05	64 100
R440	PM	PGOOD PCH S0 R	64 100
R445	PM	AUD IPHS SWITCH EN PCH	21 25

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
	PCI_55S	PCI		PCI REQ0 L 20
	PCI_55S	PCI		PCI REQ1 L 20
	PCI_55S	PCI		PCI REQ2 L 20
	CLK_PCI_55S	CLK_PCI		PCH CLK33M PCIOUT 20 27
	CLK_PCI_55S	CLK_PCI		PCH CLK33M PCIIN 18 27
	LPC_55S	LPC		LPC AD<3..0> 18 46 48
	LPC_55S	LPC		LPC FRAME L 18 46 48
	CLK_LPC_55S	CLK_LPC		LPC CLK33M SMC R 20 27
	CLK_LPC_55S	CLK_LPC		LPC CLK33M SMC 27 46
	CLK_LPC_55S	CLK_LPC		LPC CLK33M LPCPLUS 27 48
	CLK_LPC_55S	PM		PM CLK32K SUSCLK R 9 19 100
	CLK_LPC_55S	PM		PM CLK32K SUSCLK 9 46 100
	CLK_LPC_55S	CLK_LPC		LPC CLK33M LPCPLUS R 20 27
	LPC_55S	LPC		LPC R AD<3..0> 18
	LPC_55S	LPC		LPC FRAME R L 18
	SPI_55S	SPI		SPI CLK 1 R 18
	SPI_55S	SPI		SPI MOSI 1 R 18
	CLK_XTAL	XTAL		USB HUB2 XTAL1 35
	CLK_XTAL	XTAL		USB HUB2 XTAL2 35
	CLK_XTAL	XTAL		PCH CLK32K RTCX1 R 27
	CLK_XTAL	XTAL		PCH CLK32K RTCX2 R 27
	CLK_XTAL	XTAL		PCH CLK32K RTCX1 18 27 94
	CLK_XTAL	XTAL		PCH CLK32K RTCX2 18 27 94
	CLK_XTAL	XTAL		PCH CLK32K RTCX1 18 27 94
	CLK_XTAL	XTAL		PCH CLK32K RTCX2 18 27 94
	CLK_XTAL	XTAL		CK505 XTAL IN 26
	CLK_XTAL	XTAL		CK505 XTAL OUT 26
	CLK_XTAL	XTAL		CK505 XTAL OUT R 26
	CLK_PCH_55S	CLK_PCH		PCH CLK14P3M REFCLK 18 26

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
	SEP_55S	SEP		SPI CLK R 18 48 55
	SEP_55S	SEP		SPI CLK 55
	SEP_55S	SEP		SPI MOSI R 18 48 55
	SEP_55S	SEP		SPI MOSI 55
	SEP_55S	SEP		SPI MISO 18 48 55
	SEP_55S	SEP		SPI MISO R 55
	SEP_55S	SEP		SPI CS0 R L 18 48
	SEP_55S	SEP		SPI CS0 L 48
	SEP_55S	SEP		SPI MLB CS L 48 55
	SEP_55S	SEP		SPI ALT CS L 48
	SEP_55S	SEP		SPIROM USE MLB 21 48
	SEP_55S	SEP		SPI ALT MOSI 48
	SEP_55S	SEP		SPI ALT MISO 48
	SEP_55S	SEP		SPI ALT CLK 48
	HDA_55S	HDA		HDA BIT CLK 18 56
	HDA_55S	HDA		HDA BIT CLK R 18
	HDA_55S	HDA		HDA RST L 18 56
	HDA_55S	HDA		HDA RST R L 18
	HDA_55S	HDA		HDA SDOUT 15 18 56
	HDA_55S	HDA		HDA SDOUT R 18
	HDA_55S	HDA		HDA SYNC 18 56
	HDA_55S	HDA		HDA SYNC R 18
	HDA_55S	HDA		HDA SDIN0 18 56
	HDA_55S	HDA		AUD SDI R 56
		PM		AUD SPDIF IN 60 84 100
		HDA		AUD SPDIF OUT 56 60
		HDA		AUD SPDIF CHIP 56
	HDA_55S	HDA		AUD SPKR OUTLO1L NOUT 101
	HDA_55S	HDA		AUD SPKR OUTLO1L POUT 101
	HDA_55S	HDA		AUD SPKR OUTLO1R NOUT 101
	HDA_55S	HDA		AUD SPKR OUTLO1R POUT 101
	HDA_55S	HDA		AUD SPKR OUTLO2L NOUT 101
	HDA_55S	HDA		AUD SPKR OUTLO2L POUT 101
	HDA_55S	HDA		AUD SPKR OUTLO2R NOUT 101
	HDA_55S	HDA		AUD SPKR OUTLO2R POUT 101
	CLK_XTAL	XTAL		PCH CLK25M XTALOUT R 27
	CLK_XTAL	XTAL		PCH CLK25M XTALIN R 27
	CLK_XTAL	XTAL		PCH CLK25M XTALOUT 18 27
	CLK_XTAL	XTAL		PCH CLK25M XTALIN 18 27 80
	PCH_55S	COMP_PCH		PCH USB RBIAS 20
	PCH_55S	COMP_PCH		PCH SATA3COMP 18
	PCH_55S	COMP_PCH		PCH XCLK RCOMP 18
	PCH_55S	COMP_PCH		PCH DMI COMP 18
	PCH_55S	COMP_PCH		PCH SATA1COMP 18
	CLK_XTAL	XTAL		USB HUB1 XTAL1 34
	CLK_XTAL	XTAL		USB HUB1 XTAL2 34
	PCH_55S	COMP_PCH		USB HUB1 RBIAS 34
	PCH_55S	ITP_PCH		XDP PCH TCK 18 25
	PCH_55S	ITP_PCH		XDP PCH TMS 18 25
	PCH_55S	ITP_PCH		XDP PCH TDI 18 25
	PCH_55S	ITP_PCH		XDP PCH TDO 18 25
	PCH_55S	COMP_PCH		PCH DMI2BIAS 18
	PCH_55S	COMP_PCH		PCH SATA3BIAS 18
	PCH_55S	COMP_PCH		USB HUB2 RBIAS 35

SYNC MASTER=K62\_S1J1 SYNC DATE=01/09/2011

**IBEX PEAK CONSTRAINTS**

Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 103 OF 110 SHEET: 94 OF 101

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MII	*	0.3 MM	?
ENET_SE	*	=STANDARD	?

SOURCE: BROADCOM 5764M-DS04-RDS. PAGE 38

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF	*	0.6 MM	?
ENET_DIFF2DIFF	*	=3:1_SPACING	?
ENET_2OTHER	*	=50MIL_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
50MIL_SPACING	*	1.27 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_DIFF	ENET_DIFF	*	ENET_DIFF2DIFF
ENET_DIFF_T	*	*	ENET_2OTHER

CAESAR IV (SD) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD	*	=3:1_SPACING	?

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USR_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=3:1_SPACING	?	USB	TOP,BOTTOM	=4X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENET_50S	ENET_SE	ENET RDAC	37
CLK_RCH_55S	XTAL	ENET CLK25M XTALI	36 37
CLK_RCH_55S	XTAL	ENET CLK25M XTALO	36 37
CLK_RCH_55S	XTAL	ENET CLK25M XTALO_R	36
ENET_100D	ENET_DIFF	ENETCONN MDI P<3..0>	37 38
ENET_100D	ENET_DIFF	ENETCONN MDI N<3..0>	37 38
ENET_100D	ENET_DIFF_T	ENETCONN MDI T P<3..0>	38
ENET_100D	ENET_DIFF_T	ENETCONN MDI T N<3..0>	38
PCIE_85D	ENET_MII	PCIE ENET R2D P	37
PCIE_85D	ENET_MII	PCIE ENET R2D N	37
PCIE_85D	ENET_MII	PCIE ENET D2R P	18 37
PCIE_85D	ENET_MII	PCIE ENET D2R N	18 37
PCIE_85D	ENET_MII	PCIE ENET R2D C P	18 37
PCIE_85D	ENET_MII	PCIE ENET R2D C N	18 37
PCIE_85D	ENET_MII	PCIE ENET D2R C P	37
PCIE_85D	ENET_MII	PCIE ENET D2R C N	37
SD_50S	SD	ENET SD CMD	37
SD_50S	SD	SDCONN CMD	37 45
SD_50S	SD	SDCONN CLK	37 45
SD_50S	SD	ENET SD CLK	37
SD_50S	SD	SDCONN DATA<7..0>	37 45
SD_50S	SD	ENET_CR DATA<7..0>	37
SD_50S	EM	ENET MEDIA SENSE	15 18 37
SD_50S	SD	ENET MEDIA SENSE R	
SD_50S	SD	ENET SD DETECT L	37
SD_50S	EM	SDCONN DETECT BUF L	100

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
USR_90D	USR	USB EXTRA P	34 43
USR_90D	USR	USB EXTRA N	34 43
USR_90D	USR	USB PORT0 P	43
USR_90D	USR	USB PORT0 N	43
USR_90D	USR	USB EXTR P	35 43
USR_90D	USR	USB EXTR N	35 43
USR_90D	USR	USB PORT1 P	43
USR_90D	USR	USB PORT1 N	43
USR_90D	USR	USB EXTC P	34 43
USR_90D	USR	USB EXTC N	34 43
USR_90D	USR	USB PORT2 P	43
USR_90D	USR	USB PORT2 N	43
USR_90D	USR	USB EXT D P	35 43
USR_90D	USR	USB EXT D N	35 43
USR_90D	USR	USB D MIXED P	43
USR_90D	USR	USB D MIXED N	43
USR_90D	USR	USB PORT3 P	43
USR_90D	USR	USB PORT3 N	43
USR_90D	USR	USB CAMERA P	20 44
USR_90D	USR	USB CAMERA N	20 44
USR_90D	USR	USB CAMERA L P	44 101
USR_90D	USR	USB CAMERA L N	44 101
USR_90D	USR	USB BT P	35 44
USR_90D	USR	USB BT N	35 44
USR_90D	USR	USB BT L P	44 101
USR_90D	USR	USB BT L N	44 101
USR_90D	USR	USB IR P	34 44
USR_90D	USR	USB IR N	34 44
USR_90D	USR	USB IR L P	44 101
USR_90D	USR	USB IR L N	44 101
USR_90D	USR	USB SDCARD P	34 44
USR_90D	USR	USB SDCARD N	34 44
USR_90D	USR	USB SDCARD L P	44
USR_90D	USR	USB SDCARD L N	44
USR_90D	USR	USB HUB1 UP P	20 34
USR_90D	USR	USB HUB1 UP N	20 34
USR_90D	USR	USB HUB2 UP P	20 35
USR_90D	USR	USB HUB2 UP N	20 35
USR_90D	USR	USB HUB2UNUSED P	35
USR_90D	USR	USB HUB2UNUSED N	35

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FW_110D	FW_TP	FW CLK24P576M XO	39
FW_110D	FW_TP	FW CLK24P576M XO R	39
FW_110D	FW_TP	FW CLK24P576M XI	39
FW_110D	FW_TP	FW PORT0 TPA P	40 41
FW_110D	FW_TP	FW PORT0 TPA N	40 41
FW_110D	FW_TP	FW PORT0 TPB P	40 41
FW_110D	FW_TP	FW PORT0 TPB N	40 41
FW_110D	FW_TP	FW P1 TPA P	39 40
FW_110D	FW_TP	FW P1 TPA N	39 40
FW_110D	FW_TP	FW P2 TPA P	39 40
FW_110D	FW_TP	FW P2 TPA N	39 40
FW_110D	FW_TP	FW P1 TPB P	39 40
FW_110D	FW_TP	FW P1 TPB N	39 40
FW_110D	FW_TP	FW P2 TPB P	39 40
FW_110D	FW_TP	FW P2 TPB N	39 40

SYNC MASTER=K62 MARK SYNC DATE=01/09/2011

USB/ENET/SD/FW/AUD CONSTRAINTS

Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 104 OF 110 SHEET: 95 OF 101

GRAPHICS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

USE 5X\_DIELECTRIC IN K62

PAIRS SHOULD BE WITHIN 100 MILS OF CLOCK LENGTH.  
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.


ELECTRICAL_CONSTRAINT_SET		ASSIGNED IN CONT. MGR.		NET_TYPE
PHYSICAL	SPACING			
DP_85D	DISPLAYPORT	DP INTCONN ML C P<3..0>	84	
DP_85D	DISPLAYPORT	DP INTCONN ML C N<3..0>	84	
DP_85D	DISPLAYPORT	DP INTCONN AUXCH C P	84	
DP_85D	DISPLAYPORT	DP INTCONN AUXCH C N	84	
DP_85D	DISPLAYPORT	DP INTPNL ML P<3..0>	82 84	
DP_85D	DISPLAYPORT	DP INTPNL ML N<3..0>	82 84	
DP_85D	DISPLAYPORT	DP INTPNL AUX P	82 84	
DP_85D	DISPLAYPORT	DP INTPNL AUX N	82 84	
DP_85D	DISPLAYPORT	DP EXTA ML P<3..0>	85	
DP_85D	DISPLAYPORT	DP EXTA ML N<3..0>	85	
DP_85D	DISPLAYPORT	DP EXTA AUXCH P	85	
DP_85D	DISPLAYPORT	DP EXTA AUXCH N	85	
DP_85D	DISPLAYPORT	DP EXTA ML C P<3..0>	79 85	
DP_85D	DISPLAYPORT	DP EXTA ML C N<3..0>	79 85	
DP_85D	DISPLAYPORT	DP EXTA AUXCH C P	79 85	
DP_85D	DISPLAYPORT	DP EXTA AUXCH C N	79 85	
DP_85D	DISPLAYPORT	DP EXTB ML P<3..0>	87	
DP_85D	DISPLAYPORT	DP EXTB ML N<3..0>	87	
DP_85D	DISPLAYPORT	DP EXTB AUXCH P	87	
DP_85D	DISPLAYPORT	DP EXTB AUXCH N	87	
DP_85D	DISPLAYPORT	DP EXTB ML C P<3..0>	79 87	
DP_85D	DISPLAYPORT	DP EXTB ML C N<3..0>	79 87	
DP_85D	DISPLAYPORT	DP EXTB AUXCH C P	79 87	
DP_85D	DISPLAYPORT	DP EXTB AUXCH C N	79 87	
DP_85D	DISPLAYPORT	MXM DP B ML P<3..0>	76 79	
DP_85D	DISPLAYPORT	MXM DP B ML N<3..0>	76 79	
DP_85D	DISPLAYPORT	MXM DP B AUX P	76 79	
DP_85D	DISPLAYPORT	MXM DP B AUX N	76 79	
DP_85D	DISPLAYPORT	MXM DP C ML P<3..0>	76 84	
DP_85D	DISPLAYPORT	MXM DP C ML N<3..0>	76 84	
DP_85D	DISPLAYPORT	MXM DP C AUX P	76 84	
DP_85D	DISPLAYPORT	MXM DP C AUX N	76 84	
DP_85D	DISPLAYPORT	MXM DP C AUX R P	84	
DP_85D	DISPLAYPORT	MXM DP C AUX R N	84	
DP_85D	DISPLAYPORT	MXM DP D ML P<3..0>	76 79	
DP_85D	DISPLAYPORT	MXM DP D ML N<3..0>	76 79	
DP_85D	DISPLAYPORT	MXM DP D AUX P	76 79	
DP_85D	DISPLAYPORT	MXM DP D AUX N	76 79	

UNUSED VIDEO NET PHYSICAL CONSTRAINTS

DP_85D	DISPLAYPORT	MXM LVDS A CLK P	
DP_85D	DISPLAYPORT	MXM LVDS A CLK N	
DP_85D	DISPLAYPORT	MXM LVDS B CLK P	77 79
DP_85D	DISPLAYPORT	MXM LVDS B CLK N	77 79
DP_85D	DISPLAYPORT	MXM LVDS A DATA P<3..0>	77 79
DP_85D	DISPLAYPORT	MXM LVDS A DATA N<3..0>	77 79
DP_85D	DISPLAYPORT	MXM LVDS B DATA P<3..0>	77 79
DP_85D	DISPLAYPORT	MXM LVDS B DATA N<3..0>	77 79

D  
C  
B  
A

D  
C  
B  
A

SYNC MASTER=K62_AARON		SYNC DATE=06/11/2010	
<b>GRAPHICS CONSTRAINTS</b>			
 Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	105 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	96 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

NET_SPACING_TYPER1	NET_SPACING_TYPER2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
THERMAL	POWER	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
	SMB_55S	SMB		SMBUS SMC A S3 SCL	49
	SMB_55S	SMB		SMBUS SMC A S3 SDA	49
	SMB_55S	SMB		SMBUS SMC B S0 SCL	49
	SMB_55S	SMB		SMBUS SMC B S0 SDA	49
	SMB_55S	SMB		SMBUS SMC 0 S0 SCL	49
	SMB_55S	SMB		SMBUS SMC 0 S0 SDA	49
	SMB_55S	SMB		SMBUS SMC BSA SCL	49
	SMB_55S	SMB		SMBUS SMC BSA SDA	49
	SMB_55S	SMB		SMBUS SMC MGMT SCL	49 97
	SMB_55S	SMB		SMBUS SMC MGMT SDA	49 97
	SMB_55S	SMB		SMBUS SMC MGMT SCL	49 97
	SMB_55S	SMB		SMBUS SMC MGMT SDA	49 97
	SMB_55S	SMB		SMBUS PCH CLK	18 49
	SMB_55S	SMB		SMBUS PCH DATA	18 49
	SMB_55S	SMB		SML PCH 0 CLK	18 49
	SMB_55S	SMB		SML PCH 0 DATA	18 49
	SMB_55S	SMB		SML PCH 1 CLK	18 49
	SMB_55S	SMB		SML PCH 1 DATA	18 49
	CLK_XTAL	XTAL		SMC_XTAL	46 47
	CLK_XTAL	XTAL		SMC_XTAL	46 47
	SMB_55S	SMB		I2C VREFMRGN DIMMA SCL	28
	SMB_55S	SMB		I2C VREFMRGN DIMMA SDA	28
	SMB_55S	SMB		I2C VREFMRGN DIMMB SCL	28
	SMB_55S	SMB		I2C VREFMRGN DIMMB SDA	28
	SMB_55S	SMB		SMB_BLC TCON SCL	6 49 82
	SMB_55S	SMB		SMB_BLC TCON SDA	6 49 82
	SMB_55S	SMB		I2C TCON SCL	82
	SMB_55S	SMB		I2C TCON SDA	82
	SMB_55S	SMB		SMB_BLC PCH SCL R	6
	SMB_55S	SMB		SMB_BLC PCH SDA R	6

SMC THERMAL NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
	THERM_DIFF	THERMAL		SNS T1 1 P	52
	THERM_DIFF	THERMAL		SNS T1 1 N	52
	THERM_DIFF	THERMAL		SNS T2 DP2	52
	THERM_DIFF	THERMAL		SNS T2 DN2	52
	THERM_DIFF	THERMAL		SNS T1 2 P	52
	THERM_DIFF	THERMAL		SNS T1 2 N	52
	THERM_DIFF	THERMAL		SNS T1 3 P	52
	THERM_DIFF	THERMAL		SNS T1 3 N	52
	THERM_DIFF	THERMAL		SNS T1 4 P	52
	THERM_DIFF	THERMAL		SNS T1 4 N	52
	THERM_DIFF	THERMAL		SNS T1 5 P	52
	THERM_DIFF	THERMAL		SNS T1 5 N	52
	THERM_DIFF	THERMAL		SNS T1 6 P	52
	THERM_DIFF	THERMAL		SNS T1 6 N	52
	THERM_DIFF	THERMAL		SNS T1 7 P	52
	THERM_DIFF	THERMAL		SNS T1 7 N	52
	THERM_DIFF	THERMAL		SNS CPU THERMD P	10 52
	THERM_DIFF	THERMAL		SNS CPU THERMD N	10 52
	THERM_DIFF	THERMAL		SNS LCD H P	52
	THERM_DIFF	THERMAL		SNS LCD H N	52
	THERM_DIFF	THERMAL		SNS ODD P	52 101
	THERM_DIFF	THERMAL		SNS ODD N	52 101
	THERM_DIFF	THERMAL		SNS CPU H P	52
	THERM_DIFF	THERMAL		SNS CPU H N	52
	THERM_DIFF	THERMAL		SNS SKIN RIGHT P	52 101
	THERM_DIFF	THERMAL		SNS SKIN RIGHT N	52 101
	THERM_DIFF	THERMAL		SNS SKIN LEFT P	44 52 101
	THERM_DIFF	THERMAL		SNS SKIN LEFT N	44 52 101
	THERM_DIFF	THERMAL		SNS AMB P	52 101
	THERM_DIFF	THERMAL		SNS AMB N	52 101
	THERM_DIFF	THERMAL		SNS MXM P	52
	THERM_DIFF	THERMAL		SNS MXM N	52
	THERMAL			HDD OOB TEMP FLT	42 51 101
	THERMAL			HDD OOB TEMP FB	42
	THERMAL			HDD OOB TEMP R	51
	THERMAL			SMC HDD OOB TEMP	46 51

SMC VOLTAGE/CURRENT NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
	THERM_DIFF	THERMAL		SNS I MXM P	50
	THERM_DIFF	THERMAL		SNS I MXM N	50
	THERM_DIFF	THERMAL		SNS DIMM 1V5 P	50
	THERM_DIFF	THERMAL		SNS DIMM 1V5 N	50
	SNS_DIFF	THERMAL		VR ISNS VCORE P	50 98
	SNS_DIFF	THERMAL		VR ISNS VCORE N	50 98
	SNS_DIFF	THERMAL		VR ISNS VAXG P	50 98
	SNS_DIFF	THERMAL		VR ISNS VAXG N	50 98
	SNS_DIFF	THERMAL		VR ISNS 1V05 P	98
	SNS_DIFF	THERMAL		VR ISNS 1V05 N	98
	THERM_DIFF	THERMAL		SNS CPU 1V5 P	50
	THERM_DIFF	THERMAL		SNS CPU 1V5 N	50
	THERM_DIFF	THERMAL		SNS VCCSA P	50
	THERM_DIFF	THERMAL		SNS VCCSA N	50
	THERM_DIFF	THERMAL		SNS 1V05 PCH P	50
	THERM_DIFF	THERMAL		SNS 1V05 PCH N	50
	THERMAL			GND SMC AVSS	46 47 50 97
	THERMAL			SMC CPU 1V5 ISENSE	46 50
	THERMAL			SMC CPU 1V5 ISENSE R	50
	THERMAL			SMC CPU 1V5 VSENSE	46 50
	THERMAL			GND SMC AVSS	46 47 50 97
	THERMAL			SMC DIMM ISENSE	46 50
	THERMAL			SMC DIMM 1V5 R	50
	THERMAL			SMC DIMM VSENSE	46 50
	THERMAL			GND SMC AVSS	46 47 50 97
	THERMAL			SMC VCCSA ISENSE	46 50
	THERMAL			SMC VCCSA ISENSE R	50
	THERMAL			SMC VCCSA VSENSE	46 50
	THERMAL			GND SMC AVSS	46 47 50 97
	THERMAL			SMC PCH 1V05 ISENSE	46 50
	THERMAL			SMC VAXG VSENSE	46 50
	THERMAL			SMC PCH 1V05 VSENSE	46 50
	THERMAL			GND SMC AVSS	46 47 50 97
	THERMAL			SMC 1V05 ISENSE	46 50
	THERMAL			SMC VAXG ISENSE	46 50
	THERMAL			SMC 1V05 VSENSE	46 50
	THERMAL			SMC GPU ISENSE	46 50
	THERMAL			SMC GPU VSENSE	46 50
	THERMAL			SMC VCORE ISENSE	46 50
	THERMAL			SMC VCORE VSENSE	46 50
	THERMAL			SMC CPU VSENSE	

SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
<b>SMC Constraints</b>			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	106 OF 110
		SHEET	97 OF 101

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include SWITCHNODE, POWER, GND, and \*.

POWER NET PROPERTIES

Table with 3 columns: NET\_TYPE, PHYSICAL, SPACING, VOLTAGE. Lists various power nets like PP12V\_S0\_MXM, PP12V\_SLG1, PP3V3R12V\_SW\_DPAPWR, etc.

POWER NET PROPERTIES

Table with 3 columns: NET\_TYPE, PHYSICAL, SPACING, VOLTAGE. Lists various power nets like PP12V\_S0\_MXM, PP12V\_SLG1, PP3V3R12V\_SW\_DPAPWR, etc.

SENSING NET PROPERTIES

Table with 2 columns: NET\_TYPE, PHYSICAL, SPACING. Lists sensing nets like VR\_CPU\_ISNS1\_P, VR\_CPU\_ISNS1\_N, etc.

VR CTRL NET PROPERTIES

Table with 2 columns: NET\_TYPE, PHYSICAL, SPACING. Lists VR control nets like VR\_CPU\_P1\_SNUB, VR\_CPU\_P2\_SNUB, etc.

VR CTRL NET PROPERTIES

Table with 2 columns: NET\_TYPE, PHYSICAL, SPACING. Lists VR control nets like DDR\_REG\_CS, DDR\_REG\_FB, etc.

VR VID NET PROPERTIES

Table with 2 columns: NET\_TYPE, PHYSICAL, SPACING. Lists VR vid nets like CPU\_VIDSLCK\_R, CPU\_VIDALERT\_L, etc.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Shows VR\_CTL with 0.35MM spacing.

POWER CONSTRAINTS header with Apple logo, drawing number 051-8442, revision 10.1.0, and a notice of proprietary property.

T29 ELECTRICAL ROUTES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29	*	=5X_DIELECTRIC	?	T29	TOP,BOTTOM	=7X_DIELECTRIC	?

T29 PCI-EXPRESS (SAME RULE AS PCIE)

T29 SPI INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	0.2 MM	?

T29 XTAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_XTAL_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_XTAL	*	=4X_DIELECTRIC	?

T29 SMBUS INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SMB	*	=2X_DIELECTRIC	?

GREEN CLOCK CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_25M	*	=5X_DIELECTRIC	?

T29 BIAS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_COMP	*	0.2 MM	?

T29 NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
NO_TEST=TRUE	T29_90D	T29	T29_R2D C P<3..0>
NO_TEST=TRUE	T29_90D	T29	T29_R2D C N<3..0>
NO_TEST=TRUE	T29_90D	T29	T29_D2R C P<3..0>
NO_TEST=TRUE	T29_90D	T29	T29_D2R C N<3..0>
NO_TEST=TRUE	T29_90D	T29	T29_R2D P<3..0>
NO_TEST=TRUE	T29_90D	T29	T29_R2D N<3..0>
NO_TEST=TRUE	T29_90D	T29	T29_D2R P<3..0>
NO_TEST=TRUE	T29_90D	T29	T29_D2R N<3..0>
NO_TEST=TRUE	T29_90D	T29	T29_R2D C F P<3..0>
NO_TEST=TRUE	T29_90D	T29	T29_R2D C F N<3..0>
NO_TEST=TRUE	T29_90D	T29	T29DPA ML P<3..0>
NO_TEST=TRUE	T29_90D	T29	T29DPA ML N<3..0>
NO_TEST=TRUE	T29_90D	T29	T29DPB ML P<3..0>
NO_TEST=TRUE	T29_90D	T29	T29DPB ML N<3..0>
NO_TEST=TRUE	T29_90D	T29	DP A EXT AUXCH P
NO_TEST=TRUE	T29_90D	T29	DP A EXT AUXCH N
NO_TEST=TRUE	T29_90D	T29	DP SDRVA AUXCH C P
NO_TEST=TRUE	T29_90D	T29	DP SDRVA AUXCH C N
NO_TEST=TRUE	T29_90D	T29	DP SDRVB AUXCH C P
NO_TEST=TRUE	T29_90D	T29	DP SDRVB AUXCH C N
NO_TEST=TRUE	T29_90D	T29	DP B EXT AUXCH P
NO_TEST=TRUE	T29_90D	T29	DP B EXT AUXCH N
NO_TEST=TRUE	T29_90D	T29	T29DPA D2R1 AUXCH P
NO_TEST=TRUE	T29_90D	T29	T29DPA D2R1 AUXCH N
NO_TEST=TRUE	T29_90D	T29	T29DPB D2R3 AUXCH P
NO_TEST=TRUE	T29_90D	T29	T29DPB D2R3 AUXCH N
NO_TEST=TRUE	T29_90D	T29	T29DPA ML C N<0>
NO_TEST=TRUE	T29_90D	T29	T29DPA ML C P<0>
NO_TEST=TRUE	T29_90D	T29	T29DPA ML C N<2>
NO_TEST=TRUE	T29_90D	T29	T29DPA ML C P<2>
NO_TEST=TRUE	T29_90D	T29	T29DPB ML C N<0>
NO_TEST=TRUE	T29_90D	T29	T29DPB ML C P<0>
NO_TEST=TRUE	T29_90D	T29	T29DPB ML C N<2>
NO_TEST=TRUE	T29_90D	T29	T29DPB ML C P<2>
NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 R2D P<3..0>
NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 R2D N<3..0>
NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 R2D C P<3..0>
NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 R2D C N<3..0>
NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 D2R P<3..0>
NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 D2R N<3..0>
NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 D2R C P<3..0>
NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 D2R C N<3..0>
NO_TEST=TRUE	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M T29 P
NO_TEST=TRUE	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M T29 N
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC ML C P<3..0>
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC ML C N<3..0>
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC ML P<3..0>
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC ML N<3..0>
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0>
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0>
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0>
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0>
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0>
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0>
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0>
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0>
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC AUXCH R C P
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC AUXCH R C N
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C P
NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C N
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA AUXCH P
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA AUXCH N
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB AUXCH P
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB AUXCH N
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA ML C P<3..0>
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA ML C N<3..0>
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA ML P<3..0>
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA ML N<3..0>
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA ML R P<3..0>
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA ML R N<3..0>
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB ML C P<3..0>
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB ML C N<3..0>
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB ML P<3..0>
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB ML N<3..0>
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB ML R P<3..0>
NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB ML R N<3..0>
NO_TEST=TRUE	T29_90D	DISPLAYPORT	T29 A RSVD N
NO_TEST=TRUE	T29_90D	DISPLAYPORT	T29 A RSVD P
NO_TEST=TRUE	T29_90D	DISPLAYPORT	T29 B RSVD N
NO_TEST=TRUE	T29_90D	DISPLAYPORT	T29 B RSVD P

T29 NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
T29_SPI_55S	T29_SPI	T29_SPI	JTAG T29 TDI
T29_SPI_55S	T29_SPI	T29_SPI	JTAG T29 TMS
T29_SPI_55S	T29_SPI	T29_SPI	JTAG T29 TCK
T29_SPI_55S	T29_SPI	T29_SPI	JTAG T29 TDO
T29_SPI_55S	T29_SPI	T29_SPI	T29_SPI MOSI
T29_SPI_55S	T29_SPI	T29_SPI	T29_SPI MISO
T29_SPI_55S	T29_SPI	T29_SPI	T29_SPI CS L
T29_SPI_55S	T29_SPI	T29_SPI	T29_SPI CLK
CLK_25M_55S	CLK_25M	CLK_25M	SYSCLK CLK25M T29
CLK_25M_55S	CLK_25M	CLK_25M	SYSCLK CLK25M T29 R
T29_SMB_55S	T29_SMB	T29_SMB	I2C T29 SDA
T29_SMB_55S	T29_SMB	T29_SMB	I2C T29 SCL
CLK_25M_55S	CLK_25M	CLK_25M	SYSCLK CLK25M SB
CLK_25M_55S	CLK_25M	CLK_25M	SYSCLK CLK25M ENET
CLK_25M_55S	CLK_25M	CLK_25M	ENET CLK25M XTALI OSC
CLK_25M_55S	CLK_25M	CLK_25M	SYSCLK CLK25M T29 CLK
CLK_25M_55S	CLK_25M	CLK_25M	SYSCLK CLK25M T29 R
CLK_25M_55S	CLK_25M	CLK_25M	SYSCLK CLK25M T29
T29_XTAL_100D	T29_XTAL	T29_XTAL	SYSCLK CLK25M X2
T29_XTAL_100D	T29_XTAL	T29_XTAL	SYSCLK CLK25M X2 R
T29_XTAL_100D	T29_XTAL	T29_XTAL	SYSCLK CLK25M X1
T29_COMP	T29_COMP	T29_COMP	T29 RSENSE
T29_COMP	T29_COMP	T29_COMP	T29 RBIAS
T29_COMP	T29_COMP	T29_COMP	T29 A BIAS
T29_COMP	T29_COMP	T29_COMP	T29 B BIAS
T29_COMP	T29_COMP	T29_COMP	DP A BIAS

SYNC MASTER=K62\_AARON SYNC DATE=06/11/2010

T29 CONSTRAINTS

Apple Inc.

DRAWING NUMBER: 051-8442

REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 108 OF 110

SHEET: 99 OF 101

PM NET PROPERTIES  
(PM, RESET, EN, PGOOD)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

NET_TYPE			
PHYSICAL	SPACING		
PM		4V5_REG_EN	56
PM		3V42G3H_SHDN_L	73
PM		ALL_SYS_PWRGD_R	5 32 64
PM		ALL_SYS_PWRGD_SMC	46 64
PM		AP_PWR_EN	30 26 33
PM		AP_MINI_RESET_L	33
PM		AUD_I2C_INT_L	20 62
PM		AUD_IP_PERIPHERAL_DET	20 61
PM		AUD_IPHS_SWITCH_EN	21 62
PM		AUD_SPDIF_IN	60 84 94
PM		AUD_SPDIF_IN_CODEC	56 84
PM		BDV_BKL_PWM	46 84 100
PM		BL_PWM	6 84
PM		BL_EN	6 82
PM		BDV_BKL_PWM	46 84 100
PM		CK505_27MHZ_EN	26
PM		CPUVTT_REG_EN	63
PM_VTT		CPUVTT_REG_PGOOD_R	63
PM		CPU_MEM_RESET_L	11 32
PM		CPU_PECI_R	46
PM_VTT		CPU_PWRGD	11 21 25
PM		CPU_RESET_L	11 27
PM		CPU_SKTOCC_L	11 63
PM		CPU_CATERR_L	11
PM		CPU_PECI	11 21 46
PM		CPU_PROCHOT_L	11 47 65
PM		CPU_THRMTRIP_L	11 47
PM		CPU_PROC_SEL	11 19
PM		DEBUG_RESET_L	27 48
PM		DDRVTN_EN	82 84
PM		DP_INT_SPDIF_AUDIO	82 84
PM		DP_INTENL_HPD	82 84
PM		3V3R2V9_DPAEWR_ADJ	83 98
PM		DP_A_PWRDN	83
PM		DP_A_PWRDN_FET_R	83
PM		DP_A_PWRDN_INV	83
PM		DPAPWRSG_HVEN_L_R	83
PM		DPAPWRSG_CT	83
PM		DPAPWRSG_ILIM	83
PM		DPAPWRSG_ILIT	83
PM		T29_A_HV_EN	83 85
PM		3V3R2V9_DPBWR_ADJ	83
PM		DP_B_PWRDN	83
PM		DP_B_PWRDN_FET_R	83
PM		DP_B_PWRDN_INV	83
PM		DPBWRSG_HVEN_L_R	83
PM		DPBWRSG_CT	83
PM		DPBWRSG_ILIM	83
PM		DPBWRSG_ILIT	83
PM		T29_B_HV_EN	83 87
PM		T29_PWR_EN	18 81 100
PM		T29_RESET_RTR_L	81 89
PM		LCD_BLK_ON_DLY	84
PM		LCD_BLK_PWM	84
PM		MXM_PNL_BLK_PWM	77 84

NET_TYPE			
PHYSICAL	SPACING		
PM		ENET_PWR_EN	30 25 36
PM		ENET_LOW_PMR	15 21 37
PM		FW_RESET_L	27 39
PM		ENET_RESET_L	27 36
PM		FW_PME_L	15 21 39
PM		FW_PWR_EN	15 21
PM		FW_CLKREQ_L	15 39
PM		ISOLATE_CPU_MEM_L	21 25 32
PM		LPC_PWRDN_L	19 46 48
PM		MEM_RESET_L	30 31 32 93
PM		MINI_CLKREQ_L	15 33
PM		MINI_RESET_L	27 33
PM		MXM_CLKREQ_L	9 76
PM		MXM_GOOD	5 21 25
PM		ODD_PWR_EN_L	15 21 42
PM		RTC_RESET_L	18 27 100
PM		RSRST_PWRGD	46 64
PM		RTC_RESET_L	18 27 100
PM		S4_ENABLES	63
PM		SDCONN_STATE_RST_L	95
PM		SDCONN_DETECT_BUF_L	95
PM		SDCONN_STATE_CHANGE	20 26 48
PM		SDCARD_RESET	15 21 44 101
PM		SDCARD_RESET_L	44
PM		SDCARD_PLT_RST_L	27 44
PM		SDCARD_PLT_RST_L_R	44
PM		SMC_PM_G2_EN	46 75
PM		SMC_PM_G2_EN_R	75
PM		SMC_PM_G2_EN_L	75
PM		S5_DG_1	75
PM		S5_MSFT_G1	75
PM		USE_HDD_OOB_L	20 51
PM		HDD_OOB_1V00_REF	51
PM		SMC_ADAPTER_EN	19 46 47
PM		SMC_RUNTIME_SCI_L	21 46 47
PM		SMC_WAKE_SCI_L	15 18 21 46
PM		SMC_DELAYED_PWRGD	47 64
PM		SMC_LRESET_L	27 46
PM		SMC_RESET_L	46 47 48
PM		SMC_PROCHOT	46 47
PM		SMC_PROCHOT_3_3_L	46 47
PM		SMC_ONOFF_L	46 47
PM		SMC_MANUAL_RST_L	47
PM		SPI_DESCRIPTOR_OVERRIDE_L	18 46
PM		T29_PWR_EN	18 81 100
PM		T29_RESET_L	27 81
PM		T29_DP_PORTA_PWR_EN	20 25 83 94
PM		T29_DP_PORTA_PWR_EN_REG	83
PM_VTT		XDP_CPUPWRGD	
PM_VTT		XDP_DBRESET_L	11 25
PM_VTT		XDP_PWRGD	
PM		XDPPCH_PLTRST_L	25 27
PM		USB_HUB_SOFT_RESET_L	20 25 34
PM		VSYNC_DP_CONN	6 82
PM		VSYNC_DP	82
PM		VIDEO_ON	82
PM		VTT_REG_PGOOD_L	63

NET_TYPE			
PHYSICAL	SPACING		
PM		PLT_RESET_L	20 27
PM_VTT		PLT_RESET_LS1V05_L	11
PM		PM_BATLOW_L	15 19 46
PM		PM_CLK32K_SUSCLK	9 46 94
PM		PM_CLK32K_SUSCLK_R	9 19 94
PM		PM_CLKRUN_L	15 19 46 48
PM		PM_PWRBTN_L	19 25 46
PM		PM_RSMRST_L	27 46
PM		PM_RSMRST_PCH_L	19 27
PM		PCH_SRTCST_L	18
PM		PCH_INTVRMEN_L	18
PM		PCH_DSWVRMEN	19
PM		PCH_DF_TVS	19
PM		PCH_PROCPWRGD	21
PM		PCIE_WAKE_L	19 33 36 79
PM		PM_DSW_PWRGD	19
PM		PM_ASW_PWRGD	19 64
PM		PM_MEM_PWRGD_R	11
PM		PM_EN_DDR1V5_S3_REG	63 72
PM		PM_EN_DDRVTT_S0_REG	32 63 72
PM		PM_EN_P12V_S0_FET	6 63
PM		PM_EN_P1V05_S0_REG	63 68
PM		PM_EN_P1V05_S3_REG	
PM		PM_EN_P1V5_S0_FET	63 74
PM		PM_EN_P1V8_S0_REG	63 72
PM		PM_EN_P3V3_S0_FET	63 74
PM		PM_EN_P3V3_S3_FET	63 74
PM		PM_EN_P3V3_S5_REG	71
PM		PM_EN_P5V_S0_FET	63 74
PM		PM_EN_P5V_S3_REG	63 71
PM		PM_EN_PVCCSA_S0_REG_L	64
PM		PM_EN_VCCSA_S0_CPU	
PM		PM_EN_PVCCORE_CPU	63 65
PM_VTT		PM_MEM_PWRGD	11 19 100
PM		PM_MXM_EN	64 77
PM		PM_PCH_PWRGD_R	64
PM		PM_PECI_PWRGD	46 64
PM		PM_PECI_PWRGD_R	46
PM		PM_PGOOD_DDR1V5_S3_REG	5 63 72
PM		PM_PGOOD_P1V05_S0_REG	63 64 68
PM		PM_PGOOD_P1V5_S0_FET	11 64 74
PM		PM_PGOOD_P1V8_S0_REG	64 72
PM		PM_PGOOD_P3V3_S0_FET	63 64 74
PM		PM_PGOOD_P3V3_S3_FET	34 74
PM		PM_PGOOD_P3V3_S5_REG	27 64 71
PM		PM_PGOOD_P5V_S0_FET	63 64 74
PM		PM_PGOOD_MINI	33
PM		PM_PGOOD_PVCCORE_CPU	5 25 64 65
PM		PM_PGOOD_PVCCSA_S0_REG	63 64
PM		PM_PGOOD_P5V_S3_REG	63 71 83
PM		PM_PGOOD_PVAXG	5 65
PM_VTT		PM_MEM_PWRGD	11 19 100
PM		PM_MEM_PWRGD_L	11
PM		PM_MXM_PGOOD	64 77
PM		PM_PCH_PWRGD	19 21 64
PM		PM_SLP_S3_5V	32
PM		PM_SLP_S3_5V_L	32
PM		PM_SLP_S3_5V_R2	32
PM		PM_SLP_S3_L	5 19 26 32 36 46 47 63
PM		PM_SLP_S4_L	5 19 32 46 47 63 100
PM		PM_SLP_S5_L	5 19 46 47 63
PM_VTT		PM_SYNC	11 19
PM		PM_SYSRST_L	19 25 27 46
PM		PM_SYS_PWRGD	19 32 64
PM_VTT		PM_THRMTRIP_L	21 47
PM		PM_SLP_S3_BUF_L	63
PM		PM_SLP_S4_1_L_R	63
PM		PM_SLP_S4_D_L	32
PM		PM_SLP_S4_L	5 19 32 46 47 63 100
PM		PGOOD_P1V5_S0_DLY	11
PM		PGOOD_1V8_S0_G1	64
PM		PGOOD_1V8_S0_G2	64
PM		PGOOD_P12V_S0	63 64
PM		PGOOD_P1V8_S0	64
PM		PGOOD_PCH_S0	5 64
PM		PGOOD_PCH_S0_R	64 94
PM		PGOOD_SYSPWRK	64
PM		PGOOD_SYSPWRK_R	64
PM		POWER_BUTTON_L	47
PM		PEG_RESET_L	9 27
PM		PGOOD_CPU_S0	64
PM		PGOOD_CPU_UNCORE	64 94
PM		PGOOD_5V_1V05_3V3	64 94
PM		PGOOD_3V3_1V05	64 94
PM		PGOOD_12V_S0_G1	64
PM		PGOOD_12V_S0_G2	64
PM		9V_COMP_REF	64
PM		12V_COMP_REF	64
PM		ALL_SYS_PWRGD	64 94

SYNC MASTER=K62\_JERRY SYNC DATE=01/09/2011

PM RESETS ENABLES PGOOD CONST

Apple Inc.

DRAWING NUMBER: 051-8442 SIZE: D

REVISION: 10.1.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 109 OF 110  
SHEET: 100 OF 101

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

J4700 USB CAMERA

98 6 **IN** PP5V\_S3 MIN\_ALLOWED\_TPS=1 FUNC\_TEST=TRUE  
 95 44 **IN** USB\_CAMERA\_L\_P FUNC\_TEST=TRUE  
 95 44 **IN** USB\_CAMERA\_L\_N FUNC\_TEST=TRUE  
 95 44 **IN** USB\_BT\_L\_P FUNC\_TEST=TRUE  
 95 44 **IN** USB\_BT\_L\_N FUNC\_TEST=TRUE

1 PP5V\_S3\_REG Testpoint near J4700  
 1 PP3V3\_S3 TESTPOINT NEAR J4700  
 6 GROUND TESTPOINTS NEAR J4700

J4750 USB CARD READER

100 44 23 15 **IN** SD\_CARD\_RESET FUNC\_TEST=TRUE  
 1 PP3V3\_S3 Testpoint near J4750  
 2 Ground Testpoints near J4750

J4780 IR BOARD

95 44 **IN** USB\_IR\_L\_P FUNC\_TEST=TRUE  
 95 44 **IN** USB\_IR\_L\_N FUNC\_TEST=TRUE  
 95 44 **IN** PP5V\_S3\_IR\_FLT FUNC\_TEST=TRUE  
 1 GROUND TESTPOINT NEAR J4780

J4520 SATA ODD (HIGH SPEED)

46 42 **IN** SMC\_ODD\_DETECT FUNC\_TEST=TRUE  
 1 PP5V\_S0 Testpoint near J4520  
 1 GROUND TESTPOINTS NEAR J4520

J5551 ODD TEMP SENSOR

97 52 **IN** SNS\_ODD\_P FUNC\_TEST=TRUE  
 97 52 **IN** SNS\_ODD\_N FUNC\_TEST=TRUE

J5600 ODD FAN

53 **IN** FAN\_0\_PWR\_L FUNC\_TEST=TRUE  
 53 **IN** FAN\_TACH0\_L FUNC\_TEST=TRUE  
 98 51 **IN** PP12V\_S0\_FAN0\_L FUNC\_TEST=TRUE  
 53 **IN** FAN\_0\_GND FUNC\_TEST=TRUE

J5700 CPU FAN

54 **IN** FAN\_2\_PWR\_L FUNC\_TEST=TRUE  
 54 **IN** FAN\_TACH2\_L FUNC\_TEST=TRUE  
 98 54 **IN** PP12V\_S0\_FAN2\_L FUNC\_TEST=TRUE  
 54 **IN** FAN\_2\_GND FUNC\_TEST=TRUE  
 97 52 **IN** SNS\_AMB\_P FUNC\_TEST=TRUE  
 97 52 **IN** SNS\_AMB\_N FUNC\_TEST=TRUE

1 GROUND TESTPOINT NEAR J5700

J5601 HD FAN

53 **IN** FAN\_1\_PWR\_L FUNC\_TEST=TRUE  
 53 **IN** FAN\_TACH1\_L FUNC\_TEST=TRUE  
 98 51 **IN** PP12V\_S0\_FAN1\_L FUNC\_TEST=TRUE  
 53 **IN** FAN\_1\_GND FUNC\_TEST=TRUE

J5400 HDD TEMP SENSOR

97 51 42 **IN** HDD\_OOB\_TEMP\_FILT FUNC\_TEST=TRUE  
 1 GROUND TESTPOINTS NEAR J5400

J5560 SKIN TEMP SENSOR

97 52 44 **IN** SNS\_SKIN\_LEFT\_P FUNC\_TEST=TRUE  
 97 52 44 **IN** SNS\_SKIN\_LEFT\_N FUNC\_TEST=TRUE  
 97 52 **IN** SNS\_SKIN\_RIGHT\_P FUNC\_TEST=TRUE  
 97 52 **IN** SNS\_SKIN\_RIGHT\_N FUNC\_TEST=TRUE

J6602 AUDIO RIGHT SPEAKER

94 **IN** AUD\_SPKR\_OUTLO2R\_POUHNC\_TEST=TRUE  
 94 **IN** AUD\_SPKR\_OUTLO2R\_NOUHNC\_TEST=TRUE  
 94 **IN** AUD\_SPKR\_OUTLO1R\_POUHNC\_TEST=TRUE  
 94 **IN** AUD\_SPKR\_OUTLO1R\_NOUHNC\_TEST=TRUE

J6603 AUDIO LEFT SPEAKER

94 **IN** AUD\_SPKR\_OUTLO2L\_POUHNC\_TEST=TRUE  
 94 **IN** AUD\_SPKR\_OUTLO2L\_NOUHNC\_TEST=TRUE  
 94 **IN** AUD\_SPKR\_OUTLO1L\_POUHNC\_TEST=TRUE  
 94 **IN** AUD\_SPKR\_OUTLO1L\_NOUHNC\_TEST=TRUE

J6600 AUDIO AUXILIARY CONNECTOR

2 TP'S  
 98 60 **IN** PP3V3\_AUDIO\_SPDIF\_JACKHNC\_TEST=TRUE  
 MIN\_ALLOWED\_TPS=2  
 60 **IN** AUD\_LI\_DET\_JACK FUNC\_TEST=TRUE  
 60 **IN** AUD\_LI\_R\_JACK FUNC\_TEST=TRUE  
 60 **IN** AUD\_LI\_GND\_JACK FUNC\_TEST=TRUE  
 60 **IN** AUD\_LI\_L\_JACK FUNC\_TEST=TRUE

60 **IN** HS\_MIC\_HI\_JACK FUNC\_TEST=TRUE

60 **IN** AUD\_HP\_L\_JACK FUNC\_TEST=TRUE  
 60 **IN** AUD\_HP\_GND\_JACK FUNC\_TEST=TRUE  
 60 **IN** AUD\_HP\_R\_JACK FUNC\_TEST=TRUE  
 60 **IN** AUD\_HP\_TYDEDET\_JACK FUNC\_TEST=TRUE  
 60 **IN** AUD\_IP\_PERPH\_JACK FUNC\_TEST=TRUE  
 60 **IN** AUD\_HP\_TIPDET\_JACK FUNC\_TEST=TRUE

60 **IN** AUD\_SPDIFIN\_JACK FUNC\_TEST=TRUE

4 GROUND TESTPOINTS NEAR J6600

SYNC MASTER=K62_AARON		SYNC DATE=N/A	
K60/K62 ICT/FCT			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	110 OF 110
		SHEET	101 OF 101