

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# K23F MLB


REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
G	0000830522	PRODUCTION RELEASED		2009-12-07

LAST\_MODIFIED=Mon Dec 7 09:47:19 2009



Page	Contents	Sync	Date
1	Table of Contents	K60	05/21/2009
2	System Block Diagram	K60_SIJI	07/01/2009
3	Power Block Diagram	K60_MIKE	07/01/2009
4	BOM Configuration	K60_AARON	07/01/2009
5	PROTO 0 DEBUG LEDES	K60_MIKE	07/01/2009
6	Power Conn / Alias	K60_SIJI	07/01/2009
7	Holes	K60_SIJI	07/01/2009
8	UNUSED SIGNAL ALIAS	K60_SIJI	07/01/2009
9	Signal Aliases	K60_SIJI	07/01/2009
10	CPU DMI/PEG/FDI/RSVD	K60_SIJI	07/01/2009
11	CPU CLOCK/MISC/JTAG	K60_SIJI	07/01/2009
12	CPU DDR3 INTERFACES	K60_SIJI	07/01/2009
13	CPU POWER	K60_SIJI	07/01/2009
14	CPU GROUNDS	K60_SIJI	07/01/2009
15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	K60_SIJI	07/01/2009
16	CPU NON-GFX DECOUPLING	K60_SIJI	07/01/2009
17	CPU/PCH GFX DECOUPLING	K60_SIJI	07/01/2009
18	PCH SATA/PCIE/CLK/LPC/SPI	K60_SIJI	07/01/2009
19	PCH DMI/FDI/GRAPHICS	K60_SIJI	07/01/2009
20	PCH PCI/FLASHCACHE/USB	K60_SIJI	07/01/2009
21	PCH MISC	K60_SIJI	07/01/2009
22	PCH POWER	K60_SIJI	07/01/2009
23	PCH GROUNDS	K60_SIJI	07/01/2009
24	PCH DECOUPLING	K60_SIJI	07/01/2009
25	EXTENDED DEBUG PORT(XDP)	K60_SIJI	07/01/2009
26	CLOCK (CK505)	K60_SIJI	07/01/2009
27	CHIPSET SUPPORT	K60_SIJI	07/01/2009
28	DDR3 VREF MARGINING	K60_SIJI	07/01/2009
29	MEMORY CAPS	K60_SIJI	07/01/2009
30	DDR3 SO-DIMMs 0 & 2	K60_SIJI	07/01/2009
31	DDR3 SO-DIMM CONNECTOR B	K60_SIJI	07/01/2009
32	DDR3 SUPPORT AND BITSWAPS	K60_SIJI	07/01/2009
33	PCI-E Wireless Connector	K23_AARON	07/16/2009
34	USB HUB 1	K60_AARON	07/01/2009
35	USB HUB 2	K60_AARON	07/01/2009
36	ETHERNET (CAESAR II)	K60_AARON	07/01/2009
37	CAESAR II SUPPORT	K60_AARON	07/01/2009
38	ETHERNET CONNECTOR	K60_AARON	07/01/2009
39	FireWire LLC/PHY (XIO2213B)	K23_AARON	07/16/2009
40	FW: 1394B MISC	K23_AARON	07/16/2009
41	FIREWIRE CONNECTOR	K23_AARON	07/16/2009
42	SATA Connectors	K60_JERRY	07/01/2009
43	EXTERNAL USB CONNECTORS	K60_JERRY	07/01/2009
44	Internal USB Connections	K60_JERRY	07/01/2009
45	SMC	K60_JERRY	07/01/2009
46	SMC Support	K60_JERRY	07/01/2009
47	LPC+SPI Debug Connector	K60_SIJI	07/01/2009
48	SMBus Connections	K60_JERRY	07/01/2009

Page	Contents	Sync	Date
49	CPU POWER SENSE	K60_JERRY	07/01/2009
50	GRAPHICS / DIMM POWER SENSE	K60_JERRY	07/01/2009
51	Thermal Sensors	K60_JERRY	07/01/2009
52	HD AND OD FAN	K60_DEREK	07/01/2009
53	CPU FAN	K60_DEREK	07/01/2009
54	SPI ROM	K60_SIJI	07/16/2009
55	AUDIO: CODEC/REGULATOR	K23_SKIP	07/16/2009
56	AUDIO: FILTER/BUFFER	K23_SKIP	07/16/2009
57	AUDIO: Tweeter Amp 1	K23_SKIP	07/16/2009
58	AUDIO: Woofer Amp	K23_SKIP	07/16/2009
59	Audio: MLB to I/O Conn.	K60	06/05/2009
60	AUDIO: Detects/Grounding	K23_SKIP	07/16/2009
61	AUDIO: Mikey	K23_SKIP	07/16/2009
62	POWER SEQUENCING ENABLES	K60_MIKE	07/01/2009
63	POWER SEQUENCING PGOOD	K60_MIKE	07/01/2009
64	VREG: PPVCORE S0 CPU	K61_JERRY	07/16/2009
65	VREG: CPU CORE - PHASES 1-3	K60_JERRY	07/01/2009
66	VREG: CPU CORE - PHASE 4	K61_JERRY	07/16/2009
67	CPU VTT REGULATOR	K61_JERRY	07/16/2009
68	IBEX PEAK CORE	K60_JERRY	07/01/2009
69	5V S3 / 3V3 S5 VREGS	K60_JERRY	07/01/2009
70	1.5V / 1.8V VREGS	K60_JERRY	07/01/2009
71	1.05 S5 SUPPLY	K60_JERRY	07/01/2009
72	S3+S0 FETS	K60_MIKE	07/16/2009
73	MXM PCIE, DP & Power	K23_AARON	07/16/2009
74	MXM I/O	K23_AARON	07/01/2009
75	MXM PCIE CAPS	K60_AARON	07/01/2009
76	Display: Aliases	K61_AARON	07/01/2009
77	Display: Int DP Connector	K23_AARON	07/16/2009
78	Display: BiDiVi Mux1	K23_AARON	07/16/2009
79	BIDIVI DP MUX2	K23_AARON	07/16/2009
80	Display: Ext DP Connector	K23_AARON	07/16/2009
81	Display: BiDiVi Support	K23_AARON	07/01/2009
82	K60/K61 RULE DEFINITIONS	K60_DEREK	07/01/2009
83	Memory Constraints	K60_MIKE	07/01/2009
84	PCIE/DMI/FDI/SATA CONSTRAINTS	K60_SIJI	07/01/2009
85	IBEX PEAK CONSTRAINTS	K60_SIJI	07/01/2009
86	ENET/FIREWIRE CONSTRAINTS	K60_AARON	07/01/2009
87	GRAPHICS CONSTRAINTS	K60_AARON	07/01/2009
88	SMC Constraints	K60_JERRY	07/01/2009
89	POWER CONSTRAINTS	K60_JERRY	07/01/2009
90	PM RESETS ENABLES PGOOD CONST	K60_MIKE	07/01/2009
91	K22/K23 ICT/FCT	K60_DEREK	07/01/2009

DRAWING TITLE		sch,k61,Kalahari,mlb	
DRAWING NUMBER		051-8233	SIZE D
REVISION		G.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 92	
IV ALL RIGHTS RESERVED.			



SYNC MASTER=K60 SIJI		SYNC DATE=07/01/2009	
<b>System Block Diagram</b>			
Apple Inc.		DRAWING NUMBER	051-8233
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	G.0.0
		PAGE	2 OF 110
		SHEET	2 OF 92



PAGE TITLE		SYNC DATE=07/01/2009	
<b>Power Block Diagram</b>			
Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	3 OF 110
		SHEET	3 OF 92

**BOM Variants**

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0439	PCBA,MLB,K23F,2.66GHZ,MOLEX SOCKET	K23F,2P66GHZ_CPU,BASIC,CPUPOC_IMAX_100_120,MOLEX_SOCKET
639-0440	PCBA,MLB,K23F,2.80GHZ,MOLEX SOCKET	K23F,2P80GHZ_CPU,BASIC,CPUPOC_IMAX_100_120,MOLEX_SOCKET
639-0685	PCBA,MLB,K23F,2.66GHZ,FOXCONN SOCKET	K23F,2P66GHZ_CPU,BASIC,CPUPOC_IMAX_100_120,FOXCONN_SOCKET
639-0684	PCBA,MLB,K23F,2.80GHZ,FOXCONN SOCKET	K23F,2P80GHZ_CPU,BASIC,CPUPOC_IMAX_100_120,FOXCONN_SOCKET
085-1023	PCBA,MLB,DEV,K23F	DEVELOPMENT,DEV_GROUP

**BOM GROUPS**

BOM GROUP	BOM OPTIONS
BASIC	COMMON,ALTERNATE,XDP,BETTER,MXM,XDP_CPU_BPM,INT_VREF,PCH_VRM,BUF_CLK,PRODUCTION
DEV_GROUP	XDP_CONN,LPCPLUS,MOJOMUX,CPU_TDIODE,MEM_RESET_HW

**BOARD STACK-UP**

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

**COMMON**

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33783828	1	IC,IBEX PEAK B3 PRG,DESKTOP,PCBGA,P425	U1800	CRITICAL	
35980157	1	IC,SLG2AP108,CLK GEN,CK505,QFN3	U2600	CRITICAL	BUF_CLK
341T0211	1	IC,EFI BOOTROM,K23F	U6100	CRITICAL	
33880765	1	IC,XIO2211ZAY,1394B_PCIE,PHY/LINK	U4100	CRITICAL	
34380485	1	IC,BCM5764M,68PIN QFN	U3700	CRITICAL	
341T0213	1	IC,FLASH,45DB0011D,SOIC-8S1	U3701	CRITICAL	
51180063	1	SOCKET,MOLEX,LGA1156,CPU-LF	U1000	CRITICAL	MOLEX_SOCKET
51180069	1	SOCKET,FOXCONN,LGA1156,CPU-LF	U1000	CRITICAL	FOXCONN_SOCKET
825-7122	1	MLB LABEL,48.0X4.8	X14	CRITICAL	

RAW: 33580663

**CPUS**

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33783810	1	LFD,SLBLC,PRG,2.66,95W,1333,B1,8M,LGA	CPU	CRITICAL	2P66GHZ_CPU
33783811	1	LFD,SLB3J,PRG,2.80,95W,1333,B1,8M,LGA	CPU	CRITICAL	2P80GHZ_CPU


**ALTERNATES**

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
12880298	12880293		C7460,C7461,C7462,C7463	







**K23F PARTS**

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8233	1	SCH,K23F,MLB	SCH1		K23F
820-2733	1	PCBF,K23F,MLB	MLB1		K23F
341T0212	1	IC,SMC,K23F	U4900	CRITICAL	K23F

(33850489 - BLNK)

SYNC MASTER=K60 AARON		SYNC DATE=07/01/2009	
<b>BOM Configuration</b>			
 Apple Inc.		DRAWING NUMBER <b>051-8233</b>	SIZE <b>D</b>
		REVISION <b>G.0.0</b>	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE <b>4 OF 110</b>	SHEET <b>4 OF 92</b>

CAN DELETE THESE FOR PROTO1 AND BEYOND



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

SYNC MASTER=K60 MIKE SYNC DATE=07/01/2009

**PROTO 0 DEBUG LEDS**


Apple Inc.

DRAWING NUMBER: 051-8233 SIZE: D

REVISION: G.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 5 OF 110  
 SHEET: 5 OF 92



"S0" RAILS

ONLY ON IN RUN

"S5" RAILS

ALWAYS ON WHEN UNIT HAS AC POWER AND IN S5

"S3" RAILS

ON IN RUN AND SLEEP

"G3H" RAILS

ALWAYS ON WHEN UNIT HAS AC POWER AND IN G3HOT PER SMC  
G3H: ALIASES


GND RAILS

GND  
MIN LINE WIDTH=0.6MM  
MIN NECK WIDTH=0.2MM  
VOLTAGE=0V  
NET SPACING TYPE=GND  
MAKE BASE=TRUE  
MAX\_NECK\_LENGTH=4.1 MM

PAGE TITLE		SYNC DATE=07/01/2009	
		DRAWING NUMBER	051-8233
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	G.0.0
		PAGE	6 OF 110
		SHEET	6 OF 92


CPU Heatsink

4mm Plated Holes (998-0850)



DIMM CONNECTOR NUTS

Nuts (805-9582)



PCH HEATSINK

EMC Springs (870-1125) Removed 2009-10-05


Rear Cover

Standoffs (860-1255)



Backer Plate


Nuts (835-0269)



For EMC

EMC Spring (870-1577); Near DIMMs

EMC POGO Pins (870-1698); Near DIMMs



SYNC MASTER=K60 SIJI		SYNC DATE=07/01/2009	
<b>Holes</b>			
		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 110
		SHEET	7 OF 92

UNUSED CPU SIGNALS

TP\_CPU\_RSVD<41..29> == NC\_CPU\_RSVD<41..29>
TP\_CPU\_RSVD<26..1> == NC\_CPU\_RSVD<26..1>
TP\_CPU\_FC\_AE38 == NC\_CPU\_FC\_AE38
TP\_CPU\_FC\_AG40 == NC\_CPU\_FC\_AG40

NC ON UNUSED PCI ALIASES

TP\_PCI\_AD<31..0> == NC\_PCI\_AD<31..0>
TP\_PCI\_C\_BE\_L<3..0> == NC\_PCI\_C\_BE\_L<3..0>

TP\_PCI\_PAR == NC\_PCI\_PAR

TP\_PCI\_RESET\_L == NC\_PCI\_RESET\_L

TP\_PCIE\_CLK100M\_XDPP == NC\_PCIE\_CLK100M\_XDPP

TP\_PCIE\_CLK100M\_XDPN == NC\_PCIE\_CLK100M\_XDPN

TP\_DMI\_CLK100M\_LAP == NC\_DMI\_CLK100M\_LAP

TP\_DMI\_CLK100M\_LAN == NC\_DMI\_CLK100M\_LAN

TP\_LPC\_DREQ1\_L == NC\_LPC\_DREQ1\_L

TP\_LPC\_DREQ0\_L == NC\_LPC\_DREQ0\_L

NC ON UNUSED NAND ALIASES

TP\_NV\_CE\_L<3..0> == NC\_NV\_CE\_L<3..0>

TP\_NV\_DQS<1..0> == NC\_NV\_DQS<1..0>

TP\_NV\_DO<15..0> == NC\_NV\_DO<15..0>

TP\_NV\_RB\_L == NC\_NV\_RB\_L

TP\_NV\_WR\_RE\_L<1..0> == NC\_NV\_WR\_RE\_L<1..0>

TP\_NV\_WE\_CK\_L<1..0> == NC\_NV\_WE\_CK\_L<1..0>

NC ON UNUSED MISC ALIASES

TP\_JTAG\_XDP\_TRST\_L == NC\_JTAG\_XDP\_TRST\_L

TP\_PCH\_PWM0 == NC\_PCH\_PWM0

TP\_PCH\_PWM1 == NC\_PCH\_PWM1

TP\_PCH\_PWM2 == NC\_PCH\_PWM2

TP\_PCH\_PWM3 == NC\_PCH\_PWM3

TP\_PCH\_SST == NC\_PCH\_SST

NC ON UNUSED MEM ALIASES

TP\_MEM\_A\_CS\_L<7..4> == NC\_MEM\_A\_CS\_L<7..4>

TP\_MEM\_A\_DO\_CB<7..0> == NC\_MEM\_A\_DO\_CB<7..0>

TP\_MEM\_A\_DQS\_N<8> == NC\_MEM\_A\_DQS\_N<8>

TP\_MEM\_A\_DQS\_P<8> == NC\_MEM\_A\_DQS\_P<8>

TP\_MEM\_B\_CS\_L<7..4> == NC\_MEM\_B\_CS\_L<7..4>

TP\_MEM\_B\_DO\_CB<7..0> == NC\_MEM\_B\_DO\_CB<7..0>

TP\_MEM\_B\_DQS\_N<8> == NC\_MEM\_B\_DQS\_N<8>

TP\_MEM\_B\_DQS\_P<8> == NC\_MEM\_B\_DQS\_P<8>

NC ON UNUSED SATA ALIASES

TP\_SATA\_D\_D2RN == NC\_SATA\_D\_D2RN

TP\_SATA\_D\_D2RP == NC\_SATA\_D\_D2RP

TP\_SATA\_D\_R2D\_CN == NC\_SATA\_D\_R2D\_CN

TP\_SATA\_D\_R2D\_CP == NC\_SATA\_D\_R2D\_CP

TP\_SATA\_E\_D2RN == NC\_SATA\_E\_D2RN

TP\_SATA\_E\_D2RP == NC\_SATA\_E\_D2RP

TP\_SATA\_E\_R2D\_CN == NC\_SATA\_E\_R2D\_CN

TP\_SATA\_E\_R2D\_CP == NC\_SATA\_E\_R2D\_CP

TP\_SATA\_F\_D2RN == NC\_SATA\_F\_D2RN

TP\_SATA\_F\_D2RP == NC\_SATA\_F\_D2RP

TP\_SATA\_F\_R2D\_CN == NC\_SATA\_F\_R2D\_CN

TP\_SATA\_F\_R2D\_CP == NC\_SATA\_F\_R2D\_CP

NC ON UNUSED DISPLAY ALIASES

TP\_CRT\_IG\_DDC\_CLK == NC\_CRT\_IG\_DDC\_CLK

TP\_CRT\_IG\_DDC\_DATA == NC\_CRT\_IG\_DDC\_DATA

TP\_CRT\_IG\_RED == NC\_CRT\_IG\_RED

TP\_CRT\_IG\_GREEN == NC\_CRT\_IG\_GREEN

TP\_CRT\_IG\_BLUE == NC\_CRT\_IG\_BLUE

TP\_CRT\_IG\_HSYNC == NC\_CRT\_IG\_HSYNC

TP\_CRT\_IG\_VSYNC == NC\_CRT\_IG\_VSYNC

TP\_DP\_IG\_B\_MLN<3..0> == NC\_DP\_IG\_B\_MLN<3..0>

TP\_DP\_IG\_B\_MLP<3..0> == NC\_DP\_IG\_B\_MLP<3..0>

TP\_DP\_IG\_B\_AUX\_N == NC\_DP\_IG\_B\_AUX\_N

TP\_DP\_IG\_B\_AUX\_P == NC\_DP\_IG\_B\_AUX\_P

TP\_DP\_IG\_B\_HPD == NC\_DP\_IG\_B\_HPD

TP\_DP\_IG\_B\_DDC\_CLK == NC\_DP\_IG\_B\_DDC\_CLK

TP\_DP\_IG\_B\_DDC\_DATA == NC\_DP\_IG\_B\_DDC\_DATA

TP\_DP\_IG\_C\_MLN<3..0> == NC\_DP\_IG\_C\_MLN<3..0>

TP\_DP\_IG\_C\_MLP<3..0> == NC\_DP\_IG\_C\_MLP<3..0>

TP\_DP\_IG\_C\_AUX\_N == NC\_DP\_IG\_C\_AUX\_N

TP\_DP\_IG\_C\_AUX\_P == NC\_DP\_IG\_C\_AUX\_P

TP\_DP\_IG\_C\_HPD == NC\_DP\_IG\_C\_HPD

TP\_DP\_IG\_C\_CTRL\_CLK == NC\_DP\_IG\_C\_CTRL\_CLK

TP\_DP\_IG\_C\_CTRL\_DATA == NC\_DP\_IG\_C\_CTRL\_DATA

TP\_DP\_IG\_D\_MLN<3..0> == NC\_DP\_IG\_D\_MLN<3..0>

TP\_DP\_IG\_D\_MLP<3..0> == NC\_DP\_IG\_D\_MLP<3..0>

TP\_DP\_IG\_D\_AUXN == NC\_DP\_IG\_D\_AUXN

TP\_DP\_IG\_D\_AUXP == NC\_DP\_IG\_D\_AUXP

TP\_DP\_IG\_D\_HPD == NC\_DP\_IG\_D\_HPD

TP\_DP\_IG\_D\_CTRL\_CLK == NC\_DP\_IG\_D\_CTRL\_CLK

TP\_DP\_IG\_D\_CTRL\_DATA == NC\_DP\_IG\_D\_CTRL\_DATA

TP\_GFX\_VID<0..6> == NC\_GFX\_VID<0..6>

TP\_GFX\_VSENSE\_N == NC\_GFX\_VSENSE\_N

TP\_GFX\_VSENSE\_P == NC\_GFX\_VSENSE\_P

D

C

B

A

D

C


B

A

SYNC MASTER=K60 SIJI SYNC DATE=07/01/2009
UNUSED SIGNAL ALIAS
Apple Inc.
DRAWING NUMBER 051-8233
REVISION G.0.0
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.










U1000 LYNNFIELD LGA1156-SKT (5 OF 10)

RSVD_AL15	AL15	TP_CPU_RSVD<19>
RSVD_AL17	AL17	TP_CPU_RSVD<20>
RSVD_AL18	AL18	TP_CPU_RSVD<21>
RSVD_AL26	AL26	TP_CPU_RSVD<22>
RSVD_AL27	AL27	TP_CPU_RSVD<23>
RSVD_AL29	AL29	TP_CPU_RSVD<24>
RSVD_AM13	AM13	TP_CPU_RSVD<25>
RSVD_AM14	AM14	TP_CPU_RSVD<26>
RSVD_AM15	AM15	SNS_CPU_THERMD_N
RSVD_AM16	AM16	SNS_CPU_THERMD_P
RSVD_AM17	AM17	SNS_CPU_THERMD_N
RSVD_AM18	AM18	TP_CPU_RSVD<30>
RSVD_AM19	AM19	TP_CPU_RSVD<31>
RSVD_AM20	AM20	TP_CPU_RSVD<32>
RSVD_AM21	AM21	TP_CPU_RSVD<33>
RSVD_AM25	AM25	TP_CPU_RSVD<34>
RSVD_AM26	AM26	TP_CPU_RSVD<35>
RSVD_AM27	AM27	TP_CPU_RSVD<36>
RSVD_AM28	AM28	TP_CPU_RSVD<37>
RSVD_AM29	AM29	TP_CPU_RSVD<38>
RSVD_AM30	AM30	TP_CPU_RSVD<39>
RSVD_L12	L12	TP_CPU_RSVD<40>
RSVD_M12	M12	TP_CPU_RSVD<41>
RSVD_NCTF_A4	A4	TP_CPU_RSVD_NCTF<1>
RSVD_NCTF_AU40	AU40	TP_CPU_RSVD_NCTF<2>
RSVD_NCTF_AV1	AV1	TP_CPU_RSVD_NCTF<3>
RSVD_NCTF_AV39	AV39	TP_CPU_RSVD_NCTF<4>
RSVD_NCTF_AW2	AW2	TP_CPU_RSVD_NCTF<5>
RSVD_NCTF_AW38	AW38	TP_CPU_RSVD_NCTF<6>
RSVD_NCTF_AY3	AY3	TP_CPU_RSVD_NCTF<7>
RSVD_NCTF_AY37	AY37	TP_CPU_RSVD_NCTF<8>
RSVD_NCTF_B3	B3	TP_CPU_RSVD_NCTF<9>
RSVD_NCTF_C2	C2	TP_CPU_RSVD_NCTF<10>
RSVD_NCTF_D1	D1	TP_CPU_RSVD_NCTF<11>
RSVD_TP_AN11	AN11	TP_CPU_RSVD_TP<1>


FOR LYNNFIELD PROCESSOR  
CFG [1:0] :PCIE CONFIGURATION SELECT 11 = 1 X16 PCI EXPRESS 10 = 2 X8 PCI EXPRESS  
FOR CLARKDALE PROCESSOR  
CFG3 :PCIE LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED  
CFG4 :NOT USED ON DESKTOP



PAGE TITLE	
CPU DMI/PEG/FDI/RSVD	
Apple Inc.	DRAWING NUMBER 051-8233
REVISION G.0.0	SIZE D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	BRANCH
II NOT TO REPRODUCE OR COPY IT	PAGE 10 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	SHEET 10 OF 92
IV ALL RIGHTS RESERVED	



PAGE TITLE		DRAWING NUMBER		SIZE
CPU CLOCK/MISC/JTAG		051-8233		D
Apple Inc.		REVISION		G.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		11 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		11 OF 92
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



SYNC MASTER=K60 SIJI SYNC DATE=07/01/2009

CPU DDR3 INTERFACES


Apple Inc.

DRAWING NUMBER: 051-8233 SIZE: D


REVISION: G.0.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


PAGE: 12 OF 110  
 SHEET: 12 OF 92



PAGE TITLE		SYNC DATE=07/01/2009	
<b>CPU POWER</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8233	D
		REVISION	
		G.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
13 OF 110		13 OF 92	




PAGE TITLE		
<b>CPU GROUNDS</b>		
 Apple Inc.	DRAWING NUMBER	051-8233
	REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		
BRANCH	PAGE	14 OF 110
SHEET	14 OF 92	



SYNC MASTER=K60 SIJI		SYNC DATE=07/01/2009	
STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU			
Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	15 OF 110
		SHEET	15 OF 92

### CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout



VID[2:0] = FUNCTION MSI[2:0] DEFAULT (110)  
 VID[5:3] = IMON CONFIG DEFAULT (101)  
 VID[6] = Reserved (0)  
 VID[7] = VRD SELECT (0)  
 PSI# = Reserved (0)


MSI - MARKET SEGMENT IDENTIFICATION PREVENTS THE PLATFORM BOOTING USING A HIGHER POWERED CPU

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC3D, CPUPOC4D, CPUPOC5D	
CPUPOC_IMAX_0_40	40A	001	CPUPOC3D, CPUPOC4D, CPUPOC5D	45
CPUPOC_IMAX_40_60	60A	010	CPUPOC3D, CPUPOC4U, CPUPOC5D	30
CPUPOC_IMAX_60_80	80A	011	CPUPOC3D, CPUPOC4U, CPUPOC5D	22.5
CPUPOC_IMAX_80_100	100A	100	CPUPOC3U, CPUPOC4D, CPUPOC5D	18
CPUPOC_IMAX_100_120	120A	101	CPUPOC3U, CPUPOC4D, CPUPOC5U	15
CPUPOC_IMAX_120_140	140A	110	CPUPOC3U, CPUPOC4U, CPUPOC5D	12.857
CPUPOC_IMAX_140_180	180A	111	CPUPOC3U, CPUPOC4U, CPUPOC5U	10

NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly. Instead call out appropriate BOM GROUP defined in tables above.

### CPU VCORE DECOUPLING


INTEL RECOMMENDATION 17X 22UF 0805



BULK CAPS ON CPU VREG PAGE 74

### VTT (CPU Uncore) DECOUPLING


8X 22UF 0805, 7X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805



BULK CAPS ON CPU VREG PAGE 72


### Memory (CPU VCCDDR) DECOUPLING

2x 22uF 0805, 5x 1uF 0402



### PLL (CPU VCCSFR) DECOUPLING

1x 22uF 0805, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402



SYNC MASTER=K60 SIJI SYNC DATE=07/01/2009

**CPU NON-GFX DECOUPLING**

Apple Inc.


DRAWING NUMBER: 051-8233 SIZE: D

REVISION: G.0.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 16 OF 110 SHEET: 16 OF 92





PAGE TITLE		DRAWING NUMBER		SIZE
CPU/PCH GFX DECOUPLING		051-8233		D
Apple Inc.		REVISION		G.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		17 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		17 OF 92
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



SYNC MASTER=K60 SIJI SYNC DATE=07/01/2009

**PCH SATA/PCIE/CLK/LPC/SPI**


Apple Inc.

DRAWING NUMBER: 051-8233 SIZE: D


REVISION: G.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 18 OF 110 SHEET: 18 OF 92



PAGE TITLE		DRAWING NUMBER	SIZE
PCH DMI/FDI/GRAPHICS		051-8233	D
Apple Inc.		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



IBEX-PEAK-DESKTOP

U1800  
FCBGA  
(5 OF 10)



NVRAM

PCI


USB

NOTE: Internal pull-downs on all USB pins

TP PCI Ad<0>	AT9	AD0	NV_CEO*	H36	TP_NV_CE_L<0>
TP PCI Ad<1>	AP11	AD1	NV_CE1*	H35	TP_NV_CE_L<1>
TP PCI Ad<2>	AU6	AD2	NV_CE2*	E32	TP_NV_CE_L<2>
TP PCI Ad<3>	AY10	AD3	NV_CE3*	E41	TP_NV_CE_L<3>
TP PCI Ad<4>	AP9	AD4	NV_DQ0	E36	TP_NV_DQ<0>
TP PCI Ad<5>	AV8	AD5	NV_DQ1	F40	TP_NV_DQ<1>
TP PCI Ad<6>	AW9	AD6	NV_DQ2	T33	TP_NV_DQ<2>
TP PCI Ad<7>	AV7	AD7	NV_DQ3	E33	TP_NV_DQ<3>
TP PCI Ad<8>	AW9	AD8	NV_DQ4	M35	TP_NV_DQ<4>
TP PCI Ad<9>	AB3	AD9	NV_DQ5	L33	TP_NV_DQ<5>
TP PCI Ad<10>	AW7	AD10	NV_DQ6	M36	TP_NV_DQ<6>
TP PCI Ad<11>	AR8	AD11	NV_DQ7	M34	TP_NV_DQ<7>
TP PCI Ad<12>	AU3	AD12	NV_DQ8	M30	TP_NV_DQ<8>
TP PCI Ad<13>	AP2	AD13	NV_DQ9	E36	TP_NV_DQ<9>
TP PCI Ad<14>	AU1	AD14	NV_DQ10	H33	TP_NV_DQ<10>
TP PCI Ad<15>	AN3	AD15	NV_DQ11	E37	TP_NV_DQ<11>
TP PCI Ad<16>	AM2	AD16	NV_DQ12	E39	TP_NV_DQ<12>
TP PCI Ad<17>	AM11	AD17	NV_DQ13	G33	TP_NV_DQ<13>
TP PCI Ad<18>	AM4	AD18	NV_DQ14	D40	TP_NV_DQ<14>
TP PCI Ad<19>	AY8	AD19	NV_DQ15	E33	TP_NV_DQ<15>
TP PCI Ad<20>	AL10	AD20	(IFD) NV_ALE	J34	PCH_NV_ALE
TP PCI Ad<21>	AT5	AD21	(IFD) NV_CLE	L35	PCH_NV_CLE
TP PCI Ad<22>	AL2	AD22	NV_RCOMP	L36	TP_NV_RCOMP
TP PCI Ad<23>	AT2	AD23	(IFD) NV_RB*	M32	TP_NV_RB_L
TP PCI Ad<24>	AL4	AD24	NV_WRO_RE*	J36	TP_NV_WR_RE_L<0>
TP PCI Ad<25>	AV10	AD25	NV_WRI_RE*	J35	TP_NV_WR_RE_L<1>
TP PCI Ad<26>	AL9	AD26	NV_WE_CK0*	M31	TP_NV_WE_CK_L<0>
TP PCI Ad<27>	AN7	AD27	NV_WE_CK1*	E38	TP_NV_WE_CK_L<1>
TP PCI Ad<28>	AK7	AD28			
TP PCI Ad<29>	AN6	AD29			
TP PCI Ad<30>	AH12	AD30			
TP PCI Ad<31>	AN11	AD31			
TP PCI C_BE_L<0>	AV3	C/BE0*			
TP PCI C_BE_L<1>	AY6	C/BE1*			
TP PCI C_BE_L<2>	AP5	C/BE2*			
TP PCI C_BE_L<3>	AW10	C/BE3*			
PCI INTA_L	AT8	PIROA*	USBF0N	AW25	USB_HUB1_UP_N
PCI INTB_L	AR4	PIROB*	USBF0P	AY25	USB_HUB1_UP_P
PCI INTC_L	AT11	PIROC*	USBF1N	BA23	TP_USB_1N
PCI INTD_L	BA5	PIROD*	USBF1P	AY24	TP_USB_1P
PCI REQ0_L	AP4	REQ0*	USBF2N	AW23	USB_BRCRYPT_N
PCI REQ1_L	AW5	REQ1*/GPIO50	USBF2P	AY22	USB_BRCRYPT_P
PCI REQ2_L	AV4	REQ2*/GPIO52	USBF3N	AR22	TP_USB_3N
PCI REQ3_L	AH8	REQ3*/GPIO54	USBF3P	AR22	TP_USB_3P
PCH_PCI_GNT0_L	AK11	GNT0* (IFD)	USBF4N	AV21	USB_WM_N
PCH_PCI_GNT1_L	AK6	GNT1*/GPIO51	USBF4P	AV22	USB_WM_P
PCH_PCI_GNT2_L	BA9	GNT2*/GPIO53	USBF5N	AY20	TP_USB_5N
PCH_PCI_GNT3_L	AM3	GNT3*/GPIO55	USBF5P	AW21	TP_USB_5P
PCI INTE_L	AUB	PIROE*/GPIO2	USBF6N	AK20	TP_USB_6N
AUD_IP_PERIPHERAL_DET	AH7	PIROF*/GPIO3	USBF6P	AL20	TP_USB_6P
PCI INTG_L	AP12	PIROG*/GPIO4	USBF7N	AV20	TP_USB_7N
AUD_I2C_INT_L	AW4	PIROH*/GPIO5	USBF7P	AW19	TP_USB_7P
TP_PCI_RESET_L	AH10	PCIRST*	USBF8N	BA19	USB_HUB2_UP_N
PCI SERR_L	AV6	SERR*	USBF8P	AY18	USB_HUB2_UP_P
PCI PERR_L	AT4	PERR*	USBF9N	AM20	TP_USB_9N
TP_PCI_IRDY_L	AP7	IRDY*	USBF9P	AN20	TP_USB_9P
TP_PCI_PAR	AP6	PAR	USBP10N	AV17	TP_USB_10N
PCI_DEVSEL_L	AT6	DEVSEL*	USBP10P	AV18	TP_USB_10P
PCI_FRAME_L	AL7	FRAME*	USBP11N	AR20	TP_USB_11N
PCI PLOCK_L	AK12	PLOCK*	USBP11P	AT20	TP_USB_11P
PCI_STOP_L	AN8	STOP*	USBP12N	AK18	TP_USB_12N
PCI TRDY_L	AL6	TRDY*	USBP12P	AL18	TP_USB_12P
TP_PCI_PME_L	AH11	PME* (IFD)	USBP13N	AY17	TP_USB_13N
PLT_RESET_L	AV14	PLTRST*	USBP13P	BA16	TP_USB_13P
LPC_CLK33M_SMC_R	AF6	CLKOUT_PCI0	USBRBIAS*	AV15	PCH_USB_RBIAS
LPC_CLK33M_LPCPLUS_R	AD7	CLKOUT_PCI1	USBRBIAS	AV15	TIE TRACES TOGETHER CLOSE TO PINS
TP_PCI_CLK33M_OUT2	AP9	CLKOUT_PCI2	OC0*/GPIO59	AT31	
TP_PCI_CLK33M_OUT3	AD9	CLKOUT_PCI3	OC1*/GPIO40	AT30	
PCH_CLK33M_PCIEOUT	AD12	CLKOUT_PCI4	OC2*/GPIO41	AK28	
			OC3*/GPIO42	AP30	
			OC4*/GPIO43	AP31	
			OC5*/GPIO9	AL28	
			OC6*/GPIO10	AL30	
			OC7*/GPIO14	AM30	



SYNC MASTER=K60 SIJI		SYNC DATE=07/01/2009	
PCH PCI/FLASHCACHE/USB			
Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	20 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	20 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K60 SIJI SYNC DATE=07/01/2009

PAGE TITLE: PCH MISC


Apple Inc. DRAWING NUMBER: 051-8233 SIZE: D

REVISION: G.0.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 21 OF 110 SHEET: 21 OF 92





PAGE TITLE		DRAWING NUMBER		SIZE
PCH GROUNDS		051-8233		D
Apple Inc.		REVISION		
		G.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		23 OF 110		
II NOT TO REPRODUCE OR COPY IT		SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		23 OF 92		
IV ALL RIGHTS RESERVED				




Current numbers from Ixex Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.


PAGE TITLE		SYNC DATE=07/01/2009	
<b>PCH DECOUPLING</b>			
	DRAWING NUMBER	051-8233	SIZE
	REVISION	G.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	24 OF 110
		SHEET	24 OF 92



PROCESSOR XDP



PCH XDP



SYNC MASTER=K60 SIJI SYNC DATE=07/01/2009

**EXTENDED DEBUG PORT (XDP)**


Apple Inc.

DRAWING NUMBER: 051-8233 SIZE: D

REVISION: G.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 25 OF 110 SHEET: 25 OF 92




SYNC MASTER=K60 SIJI SYNC DATE=07/01/2009

PAGE TITLE		
<b>CLOCK (CK505)</b>		
	DRAWING NUMBER	051-8233
	REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
BRANCH	PAGE	26 OF 110
SHEET	PAGE	26 OF 92


### RTC Power Sources



### PCH RTC Crystal




### PCH 25MHz Crystal




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0004	1	RES, 0, 5%, 0402	C2816	



### Reset Button



### Platform Reset Connections Unbuffered




### Buffered



SYNC MASTER=K60 SIJI SYNC DATE=07/01/2009

<b>CHIPSET SUPPORT</b>	
Apple Inc.	DRAWING NUMBER 051-8233
REVISION G.0.0	
PAGE 28 OF 110	
SHEET 27 OF 92	

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



SYNC MASTER=K60 SIJI		SYNC DATE=07/01/2009	
<b>DDR3 VREF MARGINING</b>			
Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	29 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	28 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



DIMM A (FURTHER FROM CPU)

CAPS TO COUPLE CPU 1V5\_MEM

DIMM B (CLOSER TO CPU)


EXTRA DECOUPLING CAPS FOR CPU MEM RAIL

DECOUPLING CAPS FOR DIMM ON CHANNEL A - AT CONNECTOR

DECOUPLING CAPS FOR DIMM ON CHANNEL B - AT CONNECTOR

SYNC MASTER=K60 SIJI		SYNC DATE=07/01/2009	
<b>MEMORY CAPS</b>			
Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	30 OF 110
		SHEET	29 OF 92





**Page Notes**

Power aliases required by this page:  
 - PPIV5\_S0\_MEM\_B  
 - PPIV5\_S3\_MEM\_B  
 - PPOV75\_S0\_MEM\_VTT\_B  
 - PPSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:  
 - I2C\_SODIMM\_SCL - ALL DQ, DQS, DM SIGNALS;  
 TO FACILITATE BITSNAPS WITH ALIASES  
 - I2C\_SODIMM\_SDA

BOM options provided by this page:  
 (NONE)

SYNC MASTER=K60 SIJJ SYNC DATE=07/01/2009

**DDR3 SO-DIMM CONNECTOR B**

Apple Inc.

DRAWING NUMBER: 051-8233 SIZE: D


REVISION: G.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 32 OF 110 SHEET: 31 OF 92








SYNC MASTER=K23 AARON		SYNC DATE=07/16/2009	
PAGE TITLE <b>PCI-E Wireless Connector</b>			
DRAWING NUMBER 051-8233		SIZE D	
REVISION G.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 34 OF 110		SHEET 33 OF 92	

# USB HUB-1



SEL1	SEL0	DESCRIPTION
DEFAULT K23F ==> 0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REMO	DESCRIPTION
0	0	All ports are Non removable
0	1	Port1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port1,2 and 3 are non Removable

## BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0721	2	SMSC UX2061-AEZG	U3500,U3600	CRITICAL	

SYNC MASTER=K60 AARON SYNC DATE=07/01/2009

**USB HUB 1**

Apple Inc.


DRAWING NUMBER: 051-8233 SIZE: D

REVISION: G.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 35 OF 110  
 SHEET: 34 OF 92


# USB HUB-2



SYNC MASTER=K60 AARON		SYNC DATE=07/01/2009	
<b>USB HUB 2</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8233	D
		REVISION	
		G.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		36 OF 110	
		SHEET	
		35 OF 92	

Page Notes

Power aliases required by this page:  
 - PP3V3\_ENET (CAESAR II)  
 - PP1V2\_ENET




Flash Strapping Support  
 Atmel SO, CS, SCLK logic high; SI logic low  
 ST Micro CS logic high; SCLK, SI, SO logic low

Note: CAESAR II has internal pullups on SPI pins  
 Pullup provisions will be removed in Proto 2  
 SI PIN OF CAESAR II SHOULD BE CONNECTED TO SO OF AT45DB011D, AND VICE VERSA


SYNC MASTER=K60 AARON		SYNC DATE=07/01/2009	
PAGE TITLE			
ETHERNET (CAESAR II)			
Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	37 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

## CAESAR II DECOUPLING




## ENET POWER ENABLE CIRCUIT


ENET\_PWR\_ON = "S0" || (S3 power && WOL\_EN)




## CAESAR II 1V2 RAIL SUPPLY



## CAESAR II LED SUPPORT




SYNC MASTER=K60 AARON		SYNC DATE=07/01/2009	
<b>CAESAR II SUPPORT</b>			
		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 110
		SHEET	37 OF 92




NOTE: DELTA RECOMMENDS CENTER-TAP BE FLOATING

PLACE ONE CAP PER TCT PIN

NOTE: BOB SMITH TERMINATION FOR EMC INVESTIGATION.



PAGE TITLE		SYNC DATE=07/01/2009	
<b>ETHERNET CONNECTOR</b>			
		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	39 OF 110
		SHEET	38 OF 92




**Power Aliases:**  
 FW\_FWPHY nets are PHY power, and for multi-port systems must come from bus power.  
 FWRSO\_FWXIO nets are OHCI/PCIE power, and can be S0.  
 For single-port systems, all FW power should be tied together and powered by S0 or by the 5K pull-down device detect circuit.

Single-port:  
 PC[0:2] = '000'  
 Multiple-ports:  
 PC[0:2] = '100'  
 Alias =FWPHY\_PC0 as appropriate


DS2 hard-strapped to 1, page assumes no more than 2 FW800 connectors  
 Strap DSx high on unused ports.

SYNC MASTER=K23 AARON		SYNC DATE=07/16/2009	
PAGE TITLE <b>FireWire LLC/PHY (XIO2213B)</b>			
DRAWING NUMBER 051-8233		SIZE D	
REVISION G.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 41 OF 110		SHEET 39 OF 92	


1394 PHY 1.95V SUPPLY



FireWire Aliases For Connectivity




1394 PHY STRAPPING OPTIONS




THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED. NO STUFF MEANS THAT IT IS IN BILINGUAL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE.

iMacs are now one port only and have Power Code "000"

Termination  
Place close to FireWire PHY








2ND & 3RD TPA/TPB PAIR UNUSED



SYNC MASTER=K23 AARON		SYNC DATE=07/16/2009	
PAGE TITLE <b>FW: 1394B MISC</b>			
Apple Inc.	DRAWING NUMBER	051-8233	SIZE D
	REVISION	G.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 42 OF 110
		SHEET	40 OF 92









PAGE TITLE		SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009	
<b>SATA Connectors</b>					
Apple Inc.		DRAWING NUMBER	051-8233	SIZE	D
		REVISION	G.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		PAGE	45 OF 110		
		SHEET	42 OF 92		




### BLURAY DECRYPTOR CONN & FLTR




### CAMERA CONNECTOR & FILTER




### IR RECEIVER CONNECTOR




### K37L (BLUETOOTH) CONNECTOR



### SD Card Reader Board Connector




### WM CONNECTOR




SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009	
PAGE TITLE <b>Internal USB Connections</b>			
Apple Inc.		DRAWING NUMBER 051-8233	SIZE D
		REVISION G.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 47 OF 110	SHEET 44 OF 92




### SMC Reset Button / Brownout Detect




### PORT 7 ANALOG SENSORS




### PORT D ANALOG SENSORS (INTERNAL PULLUPS)




### UNUSED TP/NC ALIASES




### MISC. SIGNAL ALIASES




### SMC Crystal Circuit




### POWER BUTTON




### SMC AVREF Supply




### PM\_EXTTTS\_L / MEM\_EVENT LEVEL SHIFTING



### SMC PROCHOT 3.3V LEVEL SHIFTING




### SMC & MXM THERMTRIP LEVEL SHIFTING




PAGE TITLE		SYNC DATE=07/01/2009	
<b>SMC Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-8233	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		G.0.0	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		50 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		46 OF 92	


# LPC+SPI Connector




## Alternate SPI ROM Support



## SPI Bus Series Resistance Option








PAGE TITLE		SYNC MASTER=K60 SIJI		SYNC DATE=07/01/2009	
<b>LPC+SPI Debug Connector</b>					
Apple Inc.		DRAWING NUMBER	051-8233	SIZE	D
		REVISION	G.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
PAGE		51 OF 110		SHEET	
		47 OF 92			




SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009	
<b>SMBus Connections</b>			
Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	52 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009	
<b>CPU POWER SENSE</b>			
Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	49 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009	
PAGE TITLE <b>GRAPHICS / DIMM POWER SENSE</b>			
DRAWING NUMBER 051-8233		SIZE D	
REVISION G.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 54 OF 110		SHEET 50 OF 92	

## REMOTE THERMAL SENSORS HEATSINKS, AMBIENT, PANEL AND ODD




PLACE HSK SENSOR CONN. TOP SIDE NEAR MXM OR CPU


## REMOTE THERMAL SENSORS (HEATSINKS AND ODD)




## CPU T-DIODE THERMAL SENSOR



## HDD OUT OF BAND TEMPERATURE SENSING LEVEL SHIFTING



SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009	
PAGE TITLE			
<b>Thermal Sensors</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8233	D
		REVISION	
		G.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		55 OF 110	
		SHEET	
		51 OF 92	




NOTE: ADDED TO PROTECT SMC


PLACEMENT\_NOTE=PLACE R5620 CLOSE TO J5600 Pin3

PLACEMENT\_NOTE=PLACE R5630 CLOSE TO J5601 Pin3

SYNC MASTER=K60 DEREK		SYNC DATE=07/01/2009	
<b>HD AND OD FAN</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8233	D
		REVISION	
		G.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		56 OF 110	
		SHEET	
		52 OF 92	



SYNC MASTER=K60 DEREK		SYNC DATE=07/01/2009	
<b>CPU FAN</b>			
Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 110
		SHEET	53 OF 92
		SIZE	D



PAGE TITLE		DRAWING NUMBER		SIZE
SPI ROM		051-8233		D
Apple Inc.		REVISION		G.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		61 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		54 OF 92
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				


D

C

B

A

AUDIO CODEC  
APPLE P/N 353S2592





K22 = NC  
K23 LOW = S/PDIF IN, HIGH = DP SPDIF

81: AUD\_MUX\_CNTRL  
55: AUD\_GPIO\_1  
61:57: AUD\_GPIO\_2  
61:58:57: AUD\_GPIO\_3  
60: AUD\_SENSE\_A


DIFF FSINPUT= 2.45VRMS  
SE FSINPUT= 1.22VRMS  
DAC1 FSOUTPUT= 1.34VRMS  
DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
DAC2/3 FSOUTPUTSE= 1.34VRMS

APPLE P/N 353S2456  
4.5V POWER SUPPLY FOR CODEC




PAGE TITLE		SYNC DATE=07/16/2009	
AUDIO: CODEC/REGULATOR			
Apple Inc.	DRAWING NUMBER	051-8233	SIZE D
	REVISION	G.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	55 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# 1ST ORDER DAC FILTER PLACEHOLDER



CODEC Nom SE RIN = 20K OHMS  
 FC = 5 HZ Max  
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS  
 NET RIN = 18K OHMS




SYNC MASTER=K23 SKIP		SYNC DATE=07/16/2009	
PAGE TITLE <b>AUDIO: FILTER/BUFFER</b>			
DRAWING NUMBER 051-8233		SIZE D	
REVISION G.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 63 OF 110		SHEET 56 OF 92	



# TWEETER SPEAKER AMPLIFIER

## MAX9736B APN:353S2042

GAIN = -4.8(20K/17.4K)      TURN ON TIME: 110MS  
 CODEC OUT = 1.335VRMS      TURN ON DELAY: 150MS  
 AMP VOUT = 7.355VRMS      RIN = 17.4 OHMS  
    FC = 19.5 HZ  
 POUT = 6.76 W INTO 8 OHMS @ 1% THD+N




SYNC MASTER=K23 SKIP		SYNC DATE=07/16/2009	
<b>AUDIO: Tweeter Amp 1</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8233	D
		REVISION	
		G.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		64 OF 110	
IV ALL RIGHTS RESERVED			
		SHEET	
		57 OF 92	

# WOOFER SPEAKER AMPLIFIER

## MAX9736B APN:353S2042

GAIN = -4.8(20K/17.4K)      TURN ON TIME: 110MS  
 CODEC OUT = 1.335VRMS      TURN ON DELAY: 150MS  
 AMP VOUT = 7.355VRMS      RIN = 17.4 OHMS  
 POUT = 6.76 W INTO 8 OHMS @ 1% THD+N      FC = 19.5 HZ



SYNC MASTER=K23 SKIP		SYNC DATE=07/16/2009	
<b>AUDIO: Woofer Amp</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8233	D
		REVISION	
		BRANCH	
		PAGE	65 OF 110
		SHEET	58 OF 92

8

7

6

5

4



3

2

1


INTERNAL MIC CON  
APPLE P/N 518S0677

SPEAKER CABLE CONNECTORS  
APPLE P/N 518S0748  
APPLE P/N 518S0656



REMOTE I/O CONNECTOR  
APPLE P/N 518S0723

CRITICAL  
J6600  
20143-020E-20F  
F-RT-SM



SYNC MASTER=K60 SYNC DATE=06/05/2009

Audio: MLB to I/O Conn.

Apple Inc.


DRAWING NUMBER: 051-8233 SIZE: D

REVISION: G.0.0


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 66 OF 110  
SHEET: 59 OF 92


Internal Microphone Impedance Matching




Place Across Ground Split



Audio Ground Returns




IPHS HS Detect Debounce CKT




Digital Out


Headphone Out



LI Insert Detect



DP Audio Enable




SYNC MASTER=K23 SKIP		SYNC DATE=07/16/2009	
<b>AUDIO: Detects/Grounding</b>			
Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	67 OF 110
		SHEET	60 OF 92



FUNCTION	PIN	CONVERTER	VOLUME	ENABLE/ CNTRL TYPE	DETECT/INTERRUPT
PRIMARY	0X0B	0X04	0X04	GPIO 3	N/A
SECONDARY	0X0A	0X03	0X03	GPIO 3	N/A
HEADPHONES	0X09	0X02	0X02	N/A	0X09 (A)
LINE INPUT	0X0C	0X05	0X05	N/A	LINE IN
BUILT-IN MICROPHONE	0X0D (13,B,RIGHT)	0X06	0X06	MICBIAS 80%	N/A
HEADSET MICROPHONE	0X0D (13,V22,B,LEFT)	0X06	0X06	MIKEY	MIKEY
SPDIF OUT	0X10	0X08	N/A	N/A	0X0C (B)
SPDIF IN	0X0F	0X07	N/A	N/A	N/A
MIKEY	N/A	N/A	N/A	MCP GPIO_38	MCP GPIO_5

## MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2256





FLP = 8.82 KHZ  
FHP = 80 HZ



PAGE TITLE		SYNC MASTER=K23 SKIP		SYNC DATE=07/16/2009	
<b>AUDIO: Mikey</b>					
Apple Inc.		DRAWING NUMBER	051-8233	SIZE	D
		REVISION	G.0.0		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		PAGE	68 OF 110		
		SHEET	61 OF 92		


### SLP\_S4 ENABLES

State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0




### SLP\_M ENABLES

THIS SLP\_M CIRCUIT IS A BACKUP IN CASE VCC\_ME IS REQUIRED IN ANY STATE OTHER THAN S0. DELETE AFTER PROTO1



### SLP\_S3 ENABLES



SYNC MASTER=K60 MIKE SYNC DATE=07/01/2009

**POWER SEQUENCING ENABLES**

Apple Inc.


DRAWING NUMBER: 051-8233 SIZE: D

REVISION: G.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 69 OF 110 SHEETS: 62 OF 92

PGOOD COMPARATORS FOR PP1V8\_S0 AND PP12V\_S0




ME PGOOD SEQUENCE


DELAY REQUIREMENTS  
8.3 MS ON RISE/ 2.8MS ON FALL  
COMPONENT VALUES FROM CRB  
NEED TO VERIFY TIMINGS



DISABLE CPUVTT\_REG\_PGOOD WHEN SLP\_S3\_L = 0 (PER PIKETON PDG)



S0 RAILS PGOOD




ALL\_SYS\_PWRGD CIRCUIT

ASK INTEL: NEED 100K PULL-DOWN?

PAGE TITLE		SYNC DATE=07/01/2009	
<b>POWER SEQUENCING PGOOD</b>			
Apple Inc.		DRAWING NUMBER	051-8233
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	G.0.0
		PAGE	70 OF 110
		SHEET	63 OF 92

# CPU CORE REG 1.1V/110A O/P= PPVCORE\_S0\_CPU\_REG

CPU VCORE  
 VOUT = VCORE  
 PEAK = 110A  
 AVG = 90A



=PP12V\_S0\_VRD  
 I<sub>MAX</sub> = 10.5A


CRITICAL  
**L7100**  
 0.36UH-45A-0.76MOHM  
 MSQ1211R36LF-TH  
 152-0104

CPU CORE INPUT Filtering


PP12V\_S0\_CPU\_FLTRD  
 VOLTAGE=1.2V

SYNC MASTER=K61 JERRY		SYNC DATE=07/16/2009	
<b>VREG: PPVCORE S0 CPU</b>			
Apple Inc.		DRAWING NUMBER 051-8233	SIZE D
		REVISION G.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED			
		PAGE 71 OF 110	SHEET 64 OF 92






**OUTPUT BULK DECOUPLING:** 128S0209



SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009	
PAGE TITLE <b>VREG: CPU CORE - PHASES 1-3</b>			
Apple Inc.		DRAWING NUMBER 051-8233	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION G.0.0	PAGE 72 OF 110
		BRANCH	SHEET 65 OF 92



SYNC MASTER=K61 JERRY		SYNC DATE=07/16/2009	
PAGE TITLE <b>VREG: CPU CORE - PHASE 4</b>			
DRAWING NUMBER 051-8233		SIZE D	
REVISION G.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 73 OF 110		SHEET 66 OF 92	

CPU VTT REG 1.1V/30A


O/P= PPVTT\_S0\_CPU\_REG

CPU VTT

VOUT = 1.1V OR 1.05V

PEAK = 35A

AVG = 30A



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11380127	1	RES,68k,0603,5%	TH7401	

SYNC MASTER=K61 JERRY SYNC DATE=07/16/2009

**CPU VTT REGULATOR**

Apple Inc.

DRAWING NUMBER: 051-8233 SIZE: D


REVISION: G.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 74 OF 110  
 SHEET: 67 OF 92

# IBEX PEAK CORE REG 1.05V OUTPUT = PP1V05\_S0\_REG

PP1V05\_S0\_REG  
 VOUT = 1.05V  
 PEAK = 7.5A  
 AVG = 3A




$$V_{out} = 0.75 * (1 + \frac{R7615}{R7616}) = 1.05$$

PAGE TITLE		
<b>IBEX PEAK CORE</b>		
Apple Inc.	DRAWING NUMBER	051-8233
	REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	76 OF 110
	SHEET	68 OF 92
	SIZE	D




# 1.5 V DDR SUPPLY



PPDDR\_S3\_REG  
 VOUT = 1.5V  
 PEAK = 11A  
 AVG = 6.7A

$$V_{out} = 0.75V * (1 + R_a / R_b)$$

# 1.8 V SUPPLY




$$V_o = 0.8 * (1 + R_a / R_b)$$

$$V_o = 0.8 * (1 + 59 / 47) = 1.804V$$

SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009	
<b>1.5V / 1.8V VREGS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8233	D
		REVISION	
		G.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		78 OF 110	
		SHEET	
		70 OF 92	


### 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator




### 1.05V S5 SUPPLY

**REMOVE for K60/K61**



SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009	
PAGE TITLE <b>1.05 S5 SUPPLY</b>			
DRAWING NUMBER 051-8233		SIZE D	
REVISION G.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 79 OF 110		SHEET 71 OF 92	



PAGE TITLE		SYNC DATE=07/01/2009	
<b>S3+S0 FETS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8233	D
		REVISION	
		G.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	SHEET
		80 OF 110	72 OF 92





# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP5V\_S0\_MXM  
 - =PPV\_S0\_MXM\_PWRSRC

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - MXM



SYNC MASTER=K23 AARON		SYNC DATE=07/16/2009	
PAGE TITLE <b>MXM PCIe, DP &amp; Power</b>			
Apple Inc.		DRAWING NUMBER 051-8233	SIZE D
		REVISION G.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 84 OF 110	SHEET 73 OF 92




# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM


Signal aliases required by this page:  
 - =SMB\_MXM\_THRM\_DATA - =PM\_MXM\_PGOOD\_PULLUP  
 - =SMB\_MXM\_THRM\_CLK

BOM options provided by this page:

## PULLUPS & PULLDOWNS AT MXM CONNECTOR



## MXM SYSTEM INFORMATION ROM




PAGE TITLE		SYNC MASTER=K23 AARON		SYNC DATE=07/16/2009	
MXM I/O			DRAWING NUMBER	051-8233	SIZE
Apple Inc.			REVISION	G.0.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE	85 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET	74 OF 92	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

# MXM TX CAPS

84	73	PEG R2D C P<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<15>	84	73
84	73	PEG R2D C N<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<15>	84	73
84	73	PEG R2D C N<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<14>	84	73
84	73	PEG R2D C P<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<14>	84	73
84	73	PEG R2D C N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<13>	84	73
84	73	PEG R2D C P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<13>	84	73
84	73	PEG R2D C P<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<12>	84	73
84	73	PEG R2D C N<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<12>	84	73
84	73	PEG R2D C N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<11>	84	73
84	73	PEG R2D C P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<11>	84	73
84	73	PEG R2D C N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<10>	84	73
84	73	PEG R2D C P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<10>	84	73
84	73	PEG R2D C P<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<9>	84	73
84	73	PEG R2D C N<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<9>	84	73
84	73	PEG R2D C N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<8>	84	73
84	73	PEG R2D C P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<8>	84	73
84	73	PEG R2D C P<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<7>	84	73
84	73	PEG R2D C N<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<7>	84	73
84	73	PEG R2D C P<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<6>	84	73
84	73	PEG R2D C N<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<6>	84	73
84	73	PEG R2D C N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<5>	84	73
84	73	PEG R2D C P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<5>	84	73
84	73	PEG R2D C N<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<4>	84	73
84	73	PEG R2D C P<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<4>	84	73
84	73	PEG R2D C P<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<3>	84	73
84	73	PEG R2D C N<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<3>	84	73
84	73	PEG R2D C N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<2>	84	73
84	73	PEG R2D C P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<2>	84	73
84	73	PEG R2D C P<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<1>	84	73
84	73	PEG R2D C N<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<1>	84	73
84	73	PEG R2D C N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<0>	84	73
84	73	PEG R2D C P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<0>	84	73

# MXM RX CAPS

84	73	MXM PCIE D2R P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<0>	84	73
84	73	MXM PCIE D2R N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<0>	84	73
84	73	MXM PCIE D2R P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<1>	84	73
84	73	MXM PCIE D2R N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<1>	84	73
84	73	MXM PCIE D2R P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<2>	84	73
84	73	MXM PCIE D2R N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<2>	84	73
84	73	MXM PCIE D2R P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<3>	84	73
84	73	MXM PCIE D2R N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<3>	84	73
84	73	MXM PCIE D2R P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<4>	84	73
84	73	MXM PCIE D2R N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<4>	84	73
84	73	MXM PCIE D2R P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<5>	84	73
84	73	MXM PCIE D2R N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<5>	84	73
84	73	MXM PCIE D2R P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<6>	84	73
84	73	MXM PCIE D2R N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<6>	84	73
84	73	MXM PCIE D2R P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<7>	84	73
84	73	MXM PCIE D2R N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<7>	84	73
84	73	MXM PCIE D2R P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<8>	84	73
84	73	MXM PCIE D2R N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<8>	84	73
84	73	MXM PCIE D2R P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<9>	84	73
84	73	MXM PCIE D2R N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<9>	84	73
84	73	MXM PCIE D2R P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<10>	84	73
84	73	MXM PCIE D2R N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<10>	84	73
84	73	MXM PCIE D2R P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<11>	84	73
84	73	MXM PCIE D2R N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<11>	84	73
84	73	MXM PCIE D2R P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<12>	84	73
84	73	MXM PCIE D2R N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<12>	84	73
84	73	MXM PCIE D2R P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<13>	84	73
84	73	MXM PCIE D2R N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<13>	84	73
84	73	MXM PCIE D2R P<1>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<14>	84	73
84	73	MXM PCIE D2R N<1>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<14>	84	73
84	73	MXM PCIE D2R P<0>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<15>	84	73
84	73	MXM PCIE D2R N<0>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<15>	84	73

SYNC MASTER=K60 AARON		SYNC DATE=07/01/2009	
PAGE TITLE			
<b>MXM PCIE CAPS</b>			
 Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	86 OF 110
		SHEET	75 OF 92

Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_DP

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Unused MXM Interfaces

87 74	<del>MXM LVDS A CLK N</del>	==	NC MXM LVDS A CLK N	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS A CLK P</del>	==	NC MXM LVDS A CLK P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS A DATA N&lt;0&gt;</del>	==	NC MXM LVDS A DATA N<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS A DATA P&lt;0&gt;</del>	==	NC MXM LVDS A DATA P<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS A DATA N&lt;1&gt;</del>	==	NC MXM LVDS A DATA N<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS A DATA P&lt;1&gt;</del>	==	NC MXM LVDS A DATA P<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS A DATA N&lt;2&gt;</del>	==	NC MXM LVDS A DATA N<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS A DATA P&lt;2&gt;</del>	==	NC MXM LVDS A DATA P<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS A DATA N&lt;3&gt;</del>	==	NC MXM LVDS A DATA N<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS A DATA P&lt;3&gt;</del>	==	NC MXM LVDS A DATA P<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS B CLK N</del>	==	NC MXM LVDS B CLK N	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS B CLK P</del>	==	NC MXM LVDS B CLK P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS B DATA N&lt;0&gt;</del>	==	NC MXM LVDS B DATA N<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS B DATA P&lt;0&gt;</del>	==	NC MXM LVDS B DATA P<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS B DATA N&lt;1&gt;</del>	==	NC MXM LVDS B DATA N<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS B DATA P&lt;1&gt;</del>	==	NC MXM LVDS B DATA P<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS B DATA N&lt;2&gt;</del>	==	NC MXM LVDS B DATA N<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS B DATA P&lt;2&gt;</del>	==	NC MXM LVDS B DATA P<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS B DATA N&lt;3&gt;</del>	==	NC MXM LVDS B DATA N<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM LVDS B DATA P&lt;3&gt;</del>	==	NC MXM LVDS B DATA P<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE

Unused MXM DP Interfaces


87 73	<del>MXM DP B MI P&lt;0..3&gt;</del>	==	NC MXM DP B MI P<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	<del>MXM DP B MI N&lt;0..3&gt;</del>	==	NC MXM DP B MI N<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	<del>MXM DP B AUX P</del>	==	NC MXM DP B AUX P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	<del>MXM DP B AUX N</del>	==	NC MXM DP B AUX N	==	MAKE_BASE=TRUE NO_TEST=TRUE
73	<del>MXM DP B HPD</del>	==	NC MXM DP B HPD	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	<del>MXM DP D MI P&lt;0..3&gt;</del>	==	NC MXM DP D MI P<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	<del>MXM DP D MI N&lt;0..3&gt;</del>	==	NC MXM DP D MI N<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	<del>MXM DP D AUX P</del>	==	NC MXM DP D AUX P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	<del>MXM DP D AUX N</del>	==	NC MXM DP D AUX N	==	MAKE_BASE=TRUE NO_TEST=TRUE
73	<del>MXM DP D HPD</del>	==	NC MXM DP D HPD	==	MAKE_BASE=TRUE NO_TEST=TRUE

Display: Aliases

SYNC\_MASTER=K61\_AARON SYNC\_DATE=07/01/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7997	3.0.0
SCALE	SHT	OF	92
NONE	76		


# Page Notes

Power aliases required by this page:  
 - =PP12V\_S0\_LCD  
 - =PP3V3\_S0\_VIDEO

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 IG, MXM, MLB\_PNL\_PWR, LCD\_PNL\_PWR

## INTERNAL DP INTERFACE



### BACKLIGHT CONTROL SUPPORT


guarantee backlight is only on when Panel has valid video  
 Options for GPU or MLB HW controlled backlight enable are included

buffers are multiple parts, other parts are on csa 95

SYNC MASTER=K23 AARON		SYNC DATE=07/16/2009	
Display: Int DP Connector			
Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	90 OF 110
		SHEET	77 OF 92


EQ & Re-Driver for DP source

Common mode bias for Tx EQ AUX interception



DisplayPort Mux 1  
Analog mux at External Connector

SYNC MASTER=K23 AARON		SYNC DATE=07/16/2009	
PAGE TITLE			
Display: BiDiVi Mux1			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8233	D
		REVISION	
		G.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
91 OF 110		78 OF 92	




### DisplayPort Equalizer & MUX 2

Note: INT\_PD = Internal Pulldown on this pin of >=100 kohms

### AC caps for EQ AUX interception


SYNC MASTER=K23 AARON		SYNC DATE=07/16/2009	
PAGE TITLE			
<b>BIDIVI DP MUX2</b>			
 Apple Inc.	DRAWING NUMBER	051-8233	SIZE
	REVISION	G.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	92 OF 110		SHEET
	79 OF 92		




SYNC MASTER=K23 AARON		SYNC DATE=07/16/2009	
PAGE TITLE <b>Display: Ext DP Connector</b>			
Apple Inc.		DRAWING NUMBER 051-8233	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION G.0.0	BRANCH
		PAGE 94 OF 110	SHEET 80 OF 92




PANEL/BACKLIGHT CONTROL MUX



DisplayPort AUDIO MUX




BiDiVi MUX Enable




\*Some inputs listed below come up as outputs driven low under the SMC flasher  
Series R should prevent any issues on the inputs  
Outputs are OK as low by default


SMC Signals for BiDiVi



External AUX Channel and HPD Buffers & filters



AUX Bias Enable



SYNC MASTER=K23 AARON		SYNC DATE=07/16/2009	
<b>Display: BiDiVi Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8233	D
		REVISION	G.0.0
		PAGE	95 OF 110
		SHEET	81 OF 92

K60/K61 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OF MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA_P1MM	MM	15.5.1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.21 MM	0.085 MM	=STANDARD		
35_OHM_SE	*	Y	0.19 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD		
39_OHM_SE	*	Y	0.16 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD		
45_OHM_SE	*	Y	0.12 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.1 MM	0.085 MM	15 MM		
50_OHM_SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD		
55_OHM_SE	*	Y	0.076 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.155 MM	0.085 MM	=STANDARD	0.135 MM	0.1 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.115 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.099 MM	0.085 MM	12 MM	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.081 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.085 MM	=STANDARD	0.320 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
POWER_WIDTH	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_CTL	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER	BGA_P1MM	POWER_CTL
POWER	*	POWER_WIDTH
VR_CTL_PHY	BGA_P1MM	DEFAULT
VR_CTL_PHY	*	POWER_CTL

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?
6:1_SPACING	*	0.6 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.8 MM	1000

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	0.2 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P1MM
CLK_LPC	*	BGA_P1MM	BGA_P1MM
CLK_PCI	*	BGA_P1MM	BGA_P1MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	*	*	STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	STANDARD


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.150 MM	?
2X_DIELECTRIC	TOP, BOTTOM	0.160 MM	?
3X_DIELECTRIC	*	0.220 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.240 MM	?
4X_DIELECTRIC	*	0.300 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.320 MM	?
5X_DIELECTRIC	*	0.380 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.400 MM	?

K60/K61 RULE DEFINITIONS

SYNC\_MASTER=K60\_DEREK SYNC\_DATE=07/01/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7997	3.0.0
SCALE	SHT	OF
NONE	82	92

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
MEM_35S	*	=35_OHM_SE	=35_OHM_SE	=35_OHM_SE	=35_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DQ_ODD2DQ_ODD	*	=3:1_SPACING	?
MEM_DQ_ODD2MEM	*	=3:1_SPACING	?
MEM_DQ_EVEN2DQ_EVEN	*	=3:1_SPACING	?
MEM_DQ_EVEN2MEM	*	=3:1_SPACING	?
MEM_DQ_EVEN2DQ_ODD	*	=5:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	=3:1_SPACING	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DQ_ODD	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CLK	MEM_DQ_EVEN	*	MEM_CLK2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_ODD	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_EVEN	*	MEM_DQS2MEM
MEM_DQ_ODD	MEM_CLK	*	MEM_DQ_ODD2MEM
MEM_DQ_ODD	MEM_CTRL	*	MEM_DQ_ODD2MEM
MEM_DQ_ODD	MEM_CMD	*	MEM_DQ_ODD2MEM
MEM_DQ_ODD	MEM_DQ_ODD	*	MEM_DQ_ODD2DQ_ODD
MEM_DQ_ODD	MEM_DQS	*	MEM_DQ_ODD2MEM
MEM_DQ_ODD	MEM_DQ_EVEN	*	MEM_DQ_ODD2DQ_ODD
MEM_DQ_EVEN	MEM_CLK	*	MEM_DQ_EVEN2MEM
MEM_DQ_EVEN	MEM_CTRL	*	MEM_DQ_EVEN2MEM
MEM_DQ_EVEN	MEM_CMD	*	MEM_DQ_EVEN2MEM
MEM_DQ_EVEN	MEM_DQ_EVEN	*	MEM_DQ_EVEN2DQ_EVEN
MEM_DQ_EVEN	MEM_DQS	*	MEM_DQ_EVEN2MEM
MEM_DQ_EVEN	MEM_DQ_ODD	*	MEM_DQ_EVEN2DQ_ODD
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_DQ_ODD	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_CMD	MEM_DQ_EVEN	*	MEM_CMD2MEM
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DQ_ODD	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER
MEM_DQ_EVEN	*	*	MEM_2OTHER

Need to support MEM\_\*-style wildcards!

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_POWER_WIDTH	*	Y	0.500 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_POWER_PHY	*	MEM_POWER_WIDTH	MEM_POWER	*	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_RCOMP_PHY	*	Y	0.175 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_RCOMP	*	0.2 MM	?

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
	MEM_70D	MEM_CLK	MEM A CLK P<3..0>
	MEM_70D	MEM_CLK	MEM A CLK N<3..0>
	MEM_39S	MEM_CTRL	MEM A CKE<3..0>
	MEM_39S	MEM_CTRL	MEM A CS L<3..0>
	MEM_39S	MEM_CTRL	MEM A ODT<3..0>
	MEM_35S	MEM_CMD	MEM A A<15..0>
	MEM_35S	MEM_CMD	MEM A BA<2..0>
	MEM_35S	MEM_CMD	MEM A RAS L
	MEM_35S	MEM_CMD	MEM A CAS L
	MEM_35S	MEM_CMD	MEM A WE L
	MEM_45S	MEM_DQ_EVEN	MEM A DQ<7..0>
	MEM_45S	MEM_DQ_EVEN	MEM A DM<0>
	MEM_45S	MEM_DQ_ODD	MEM A DQ<15..8>
	MEM_45S	MEM_DQ_ODD	MEM A DM<1>
	MEM_45S	MEM_DQ_EVEN	MEM A DQ<23..16>
	MEM_45S	MEM_DQ_EVEN	MEM A DM<2>
	MEM_45S	MEM_DQ_ODD	MEM A DQ<31..24>
	MEM_45S	MEM_DQ_ODD	MEM A DM<3>
	MEM_45S	MEM_DQ_EVEN	MEM A DQ<39..32>
	MEM_45S	MEM_DQ_EVEN	MEM A DM<4>
	MEM_45S	MEM_DQ_ODD	MEM A DQ<47..40>
	MEM_45S	MEM_DQ_ODD	MEM A DM<5>
	MEM_45S	MEM_DQ_EVEN	MEM A DQ<55..48>
	MEM_45S	MEM_DQ_EVEN	MEM A DM<6>
	MEM_45S	MEM_DQ_ODD	MEM A DQ<63..56>
	MEM_45S	MEM_DQ_ODD	MEM A DM<7>
	MEM_70D	MEM_DQS	MEM A DQS P<0>
	MEM_70D	MEM_DQS	MEM A DQS N<0>
	MEM_70D	MEM_DQS	MEM A DQS P<1>
	MEM_70D	MEM_DQS	MEM A DQS N<1>
	MEM_70D	MEM_DQS	MEM A DQS P<2>
	MEM_70D	MEM_DQS	MEM A DQS N<2>
	MEM_70D	MEM_DQS	MEM A DQS P<3>
	MEM_70D	MEM_DQS	MEM A DQS N<3>
	MEM_70D	MEM_DQS	MEM A DQS P<4>
	MEM_70D	MEM_DQS	MEM A DQS N<4>
	MEM_70D	MEM_DQS	MEM A DQS P<5>
	MEM_70D	MEM_DQS	MEM A DQS N<5>
	MEM_70D	MEM_DQS	MEM A DQS P<6>
	MEM_70D	MEM_DQS	MEM A DQS N<6>
	MEM_70D	MEM_DQS	MEM A DQS P<7>
	MEM_70D	MEM_DQS	MEM A DQS N<7>
	MEM_70D	MEM_CLK	MEM B CLK P<3..0>
	MEM_70D	MEM_CLK	MEM B CLK N<3..0>
	MEM_39S	MEM_CTRL	MEM B CKE<3..0>
	MEM_39S	MEM_CTRL	MEM B CS L<3..0>
	MEM_39S	MEM_CTRL	MEM B ODT<3..0>
	MEM_35S	MEM_CMD	MEM B A<15..0>
	MEM_35S	MEM_CMD	MEM B BA<2..0>
	MEM_35S	MEM_CMD	MEM B RAS L
	MEM_35S	MEM_CMD	MEM B CAS L
	MEM_35S	MEM_CMD	MEM B WE L
	MEM_45S	MEM_DQ_EVEN	MEM B DQ<7..0>
	MEM_45S	MEM_DQ_EVEN	MEM B DM<0>
	MEM_45S	MEM_DQ_ODD	MEM B DQ<15..8>
	MEM_45S	MEM_DQ_ODD	MEM B DM<1>
	MEM_45S	MEM_DQ_EVEN	MEM B DQ<23..16>
	MEM_45S	MEM_DQ_EVEN	MEM B DM<2>
	MEM_45S	MEM_DQ_ODD	MEM B DQ<31..24>
	MEM_45S	MEM_DQ_ODD	MEM B DM<3>
	MEM_45S	MEM_DQ_EVEN	MEM B DQ<39..32>
	MEM_45S	MEM_DQ_EVEN	MEM B DM<4>
	MEM_45S	MEM_DQ_ODD	MEM B DQ<47..40>
	MEM_45S	MEM_DQ_ODD	MEM B DM<5>
	MEM_45S	MEM_DQ_EVEN	MEM B DQ<55..48>
	MEM_45S	MEM_DQ_EVEN	MEM B DM<6>
	MEM_45S	MEM_DQ_ODD	MEM B DQ<63..56>
	MEM_45S	MEM_DQ_ODD	MEM B DM<7>

MEMORY POWER PROPERTIES

VOLTAGE	PHYSICAL	SPACING	NET_TYPE
E150	MEM_POWER_PHY	MEM_POWER	CPU DIMM VREF A
E150	MEM_POWER_PHY	MEM_POWER	CPU DIMM VREF B
E150	MEM_POWER_PHY	MEM_POWER	VREFMARGIN DIMMA DQ
E150	MEM_POWER_PHY	MEM_POWER	VREFMARGIN DIMMB DQ
E150	MEM_POWER_PHY	MEM_POWER	CPU DIMM VREF A SW
E150	MEM_POWER_PHY	MEM_POWER	CPU DIMM VREF B SW

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
	MEM_70D	MEM_DQS	MEM B DQS P<0>
	MEM_70D	MEM_DQS	MEM B DQS N<0>
	MEM_70D	MEM_DQS	MEM B DQS P<1>
	MEM_70D	MEM_DQS	MEM B DQS N<1>
	MEM_70D	MEM_DQS	MEM B DQS P<2>
	MEM_70D	MEM_DQS	MEM B DQS N<2>
	MEM_70D	MEM_DQS	MEM B DQS P<3>
	MEM_70D	MEM_DQS	MEM B DQS N<3>
	MEM_70D	MEM_DQS	MEM B DQS P<4>
	MEM_70D	MEM_DQS	MEM B DQS N<4>
	MEM_70D	MEM_DQS	MEM B DQS P<5>
	MEM_70D	MEM_DQS	MEM B DQS N<5>
	MEM_70D	MEM_DQS	MEM B DQS P<6>
	MEM_70D	MEM_DQS	MEM B DQS N<6>
	MEM_70D	MEM_DQS	MEM B DQS P<7>
	MEM_70D	MEM_DQS	MEM B DQS N<7>
E150	MEM_RCOMP_PHY	MEM_RCOMP	CPU SM RCOMP0
E150	MEM_RCOMP_PHY	MEM_RCOMP	CPU SM RCOMP1
E150	MEM_RCOMP_PHY	MEM_RCOMP	CPU SM RCOMP2
E150	MEM_70D	MEM_DQS	TP MEM B DQS P<8>
E150	MEM_70D	MEM_DQS	TP MEM B DQS N<8>
E150	MEM_70D	MEM_DQS	TP MEM A DQS P<8>
E150	MEM_70D	MEM_DQS	TP MEM A DQS N<8>

ADD RULES TO NC\_DQS<8>  
TO CLEAR CHECK\_PLUS ERRORS

SYNC MASTER=K60 MIKE SYNC DATE=07/01/2009

Memory Constraints

Apple Inc.

DRAWING NUMBER: 051-8233 SIZE: D

REVISION: G.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 101 OF 110 SHEET: 83 OF 92

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=4X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?				

CPU

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_ITP	*	0.2 MM	?
CPU_RCOMP	*	0.2 MM	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5X_DIELECTRIC	?	SATA	TOP,BOTTOM	=5X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
<b>PCIE GRAPHICS</b>			
	PCIE_85D	PCIE	PEG_R2D_C_P<15..0> 9 75
	PCIE_85D	PCIE	PEG_R2D_C_N<15..0> 9 75
	PCIE_85D	PCIE	PEG_D2R_P<15..0> 9 75
	PCIE_85D	PCIE	PEG_D2R_N<15..0> 9 75
	PCIE_85D	PCIE	MMX_PCIE_R2D_P<15..0> 73 75
	PCIE_85D	PCIE	MMX_PCIE_R2D_N<15..0> 73 75
	PCIE_85D	PCIE	MMX_PCIE_D2R_P<15..0> 73 75
	PCIE_85D	PCIE	MMX_PCIE_D2R_N<15..0> 73 75
<b>PCIE I/O</b>			
	PCIE_85D	PCIE	PCIE_MINI_R2D_P 33
	PCIE_85D	PCIE	PCIE_MINI_R2D_N 33
	PCIE_85D	PCIE	PCIE_MINI_R2D_C_P 18 33
	PCIE_85D	PCIE	PCIE_MINI_R2D_C_N 18 33
	PCIE_85D	PCIE	PCIE_MINI_D2R_P 18 33
	PCIE_85D	PCIE	PCIE_MINI_D2R_N 18 33
	PCIE_85D	PCIE	PCIE_MINI_R2D_L_P 33
	PCIE_85D	PCIE	PCIE_MINI_R2D_L_N 33
	PCIE_85D	PCIE	PCIE_FW_R2D_P 39
	PCIE_85D	PCIE	PCIE_FW_R2D_N 39
	PCIE_85D	PCIE	PCIE_FW_R2D_C_P 18 39
	PCIE_85D	PCIE	PCIE_FW_R2D_C_N 18 39
	PCIE_85D	PCIE	PCIE_FW_D2R_P 18 39
	PCIE_85D	PCIE	PCIE_FW_D2R_N 18 39
	PCIE_85D	PCIE	PCIE_FW_D2R_C_P 39
	PCIE_85D	PCIE	PCIE_FW_D2R_C_N 39
<b>DMI</b>			
	PCIE_85D	PCIE	DMI_S2N_P<3..0> 10 19
	PCIE_85D	PCIE	DMI_S2N_N<3..0> 10 19
	PCIE_85D	PCIE	DMI_N2S_P<3..0> 10 19
	PCIE_85D	PCIE	DMI_N2S_N<3..0> 10 19
<b>FDI</b>			
	PCIE_85D	PCIE	FDI_DATA_N<7..0>
	PCIE_85D	PCIE	FDI_DATA_P<15..0>
<b>PCIE REF CLOCKS</b>			
	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P 9
	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N 9
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CON_P 33
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CON_N 33
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P 18 33
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N 18 33
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P 18 39
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N 18 39
	ENET_100D	ENET_MII	PCIE_CLK100M_ENET_P 18 36
	ENET_100D	ENET_MII	PCIE_CLK100M_ENET_N 18 36
<b>SATA</b>			
	SATA_85D	SATA	SATA_HDD_R2D_C_P 18 42
	SATA_85D	SATA	SATA_HDD_R2D_C_N 18 42
	SATA_85D	SATA	SATA_HDD_R2D_P 42 42
	SATA_85D	SATA	SATA_HDD_R2D_N 42 42
	SATA_85D	SATA	SATA_HDD_D2R_P 18 42
	SATA_85D	SATA	SATA_HDD_D2R_N 18 42
	SATA_85D	SATA	SATA_HDD_D2R_C_P 42 42
	SATA_85D	SATA	SATA_HDD_D2R_C_N 42 42
	SATA_85D	SATA	SATA_ODD_R2D_C_P 18 42
	SATA_85D	SATA	SATA_ODD_R2D_C_N 18 42
	SATA_85D	SATA	SATA_ODD_R2D_P 42 42
	SATA_85D	SATA	SATA_ODD_R2D_N 42 42
	SATA_85D	SATA	SATA_ODD_D2R_P 18 42
	SATA_85D	SATA	SATA_ODD_D2R_N 18 42
	SATA_85D	SATA	SATA_ODD_D2R_C_P 42 42
	SATA_85D	SATA	SATA_ODD_D2R_C_N 42 42
<b>CLOCKS</b>			
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_CPU_P 11 21
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_CPU_N 11 21
	CLK_PCIE_100D	CLK_PCIE	GFX_CLK120M_DPLLSS_P 11 18
	CLK_PCIE_100D	CLK_PCIE	GFX_CLK120M_DPLLSS_N 11 18
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_ITP_P 11 25
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_ITP_N 11 25
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_CPU_P 11 18
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_CPU_N 11 18
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_PCH_P 18 26
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_PCH_N 18 26
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_PCH_P 18 26
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_PCH_N 18 26
	CLK_PCIE_100D	CLK_PCIE	PCH_CLK96M_DOT_P 18 26
	CLK_PCIE_100D	CLK_PCIE	PCH_CLK96M_DOT_N 18 26
	CLK_PCIE_100D	CLK_PCIE	PCH_CLK100M_SATA_P 18 26
	CLK_PCIE_100D	CLK_PCIE	PCH_CLK100M_SATA_N 18 26

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
<b>FDI_MISC</b>			
	CPU_50S	CPU_AGTL	FDI_FSYN<1..0>
	CPU_50S	CPU_AGTL	FDI_LSYN<1..0>
	CPU_50S	CPU_AGTL	FDI_INT
<b>SATA SSD</b>			
	SATA_85D	SATA	SATA_SSD_R2D_C_P 18 42
	SATA_85D	SATA	SATA_SSD_R2D_C_N 18 42
	SATA_85D	SATA	SATA_SSD_R2D_P 42 42
	SATA_85D	SATA	SATA_SSD_R2D_N 42 42
	SATA_85D	SATA	SATA_SSD_D2R_P 18 42
	SATA_85D	SATA	SATA_SSD_D2R_N 18 42
	SATA_85D	SATA	SATA_SSD_D2R_C_P 42 42
	SATA_85D	SATA	SATA_SSD_D2R_C_N 42 42
<b>CLOCKS</b>			
	CLK_PCIE_100D	CLK_PCIE	DMI_MIDBUS_CLK100M_P 10 18
	CLK_PCIE_100D	CLK_PCIE	DMI_MIDBUS_CLK100M_N 10 18
<b>CPU ITP</b>			
	CPU_50S	CPU_ITP	XDP_BPM_L<7..0> 11 25
	CPU_50S	CPU_ITP	CPU_CFG<17..0> 10 15 25
	CPU_50S	CPU_ITP	XDP_OBSDATA_A<3..0> 25
<b>CPU_MISC</b>			
	CPU_50S	CPU_RCOMP	CPU_PEG_COMP 10
	CPU_50S	CPU_RCOMP	CPU_PEG_RBIA5 10
	CPU_50S	CPU_RCOMP	CPU_COMP3 11
	CPU_50S	CPU_RCOMP	CPU_COMP2 11
	CPU_50S	CPU_RCOMP	CPU_COMP1 11
	CPU_50S	CPU_RCOMP	CPU_COMP0 11

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOO

SYNC MASTER=K60 SIJI SYNC DATE=07/01/2009

PCIE/DMI/FDI/SATA CONSTRAINTS

Apple Inc.

051-8233 D

REVISION G.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

102 OF 110

84 OF 92

**PCH CONSTRAINTS**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI	*	0.2 MM	?
COMP_PCI	*	0.2 MM	?

**PCI Bus Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

**LPC Bus Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

**USB 2.0 Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4X_DIELECTRIC	?

**SMBus Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

**HD Audio Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?

**SPI Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

**XTAL Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	PCI_55S	PCI	PCI REQ0 L 20
	PCI_55S	PCI	PCI REQ1 L 20
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIOUT 20 27
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIIN 18 27
	LPC_55S	LPC	LPC AD<3..0> 18 45 47
	LPC_55S	LPC	LPC FRAME L 18 45 47
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R 20 27
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC 27 45
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS 27 47
	CLK_LPC_55S	PM	PM CLK32K SUSCLK R 9 19 91
	CLK_LPC_55S	PM	PM CLK32K SUSCLK 9 45 91
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS R 20 27
	USB_90D	USB	USB EXTA P 34 43
	USB_90D	USB	USB EXTA N 34 43
	USB_90D	USB	USB PORT0 P 43
	USB_90D	USB	USB PORT0 N 43
	USB_90D	USB	USB EXTB P 35 43
	USB_90D	USB	USB EXTB N 35 43
	USB_90D	USB	USB PORT1 P 43
	USB_90D	USB	USB PORT1 N 43
	USB_90D	USB	USB EXTC P 34 43
	USB_90D	USB	USB EXTC N 34 43
	USB_90D	USB	USB PORT2 P 43
	USB_90D	USB	USB PORT2 N 43
	USB_90D	USB	USB EXTD P 35 43
	USB_90D	USB	USB EXTD N 35 43
	USB_90D	USB	USB D MUXED P 43
	USB_90D	USB	USB D MUXED N 43
	USB_90D	USB	USB PORT3 P 43
	USB_90D	USB	USB PORT3 N 43
	USB_90D	USB	USB CAMERA P 34 44
	USB_90D	USB	USB CAMERA N 34 44
	USB_90D	USB	USB CAMERA L P 44 92
	USB_90D	USB	USB CAMERA L N 44 92
	USB_90D	USB	USB BT P 35 44
	USB_90D	USB	USB BT N 35 44
	USB_90D	USB	USB BT L P 44 92
	USB_90D	USB	USB BT L N 44 92
	USB_90D	USB	USB IR P 34 44
	USB_90D	USB	USB IR N 34 44
	USB_90D	USB	USB IR L P 44 92
	USB_90D	USB	USB IR L N 44 92
	USB_90D	USB	USB SDCARD P 35 44
	USB_90D	USB	USB SDCARD N 35 44
	USB_90D	USB	USB SDCARD L P 44 92
	USB_90D	USB	USB SDCARD L N 44 92
	USB_90D	USB	USB WM P 20 44
	USB_90D	USB	USB WM N 20 44
	USB_90D	USB	USB WM L P 44
	USB_90D	USB	USB WM L N 44
	USB_90D	USB	USB MINI P 20 44
	USB_90D	USB	USB MINI N 20 44
	USB_90D	USB	USB BRCRYPT P 20 44
	USB_90D	USB	USB BRCRYPT N 20 44
	CLK_XTAL	XTAL	PCH CLK32K RTCX1 18 27
	CLK_XTAL	XTAL	PCH CLK32K RTCX2 18 27
	CLK_XTAL	XTAL	CK505 XTAL IN 26
	CLK_XTAL	XTAL	CK505 XTAL OUT 26
	CLK_PCH_55S	CLK_PCH	PCH CLK14P3M REFCLK 18 26
	USB_90D	USB	USB BRCRYPT L P 44
	USB_90D	USB	USB BRCRYPT L N 44
	USB_90D	USB	USB HUB1 UP P 20 34
	USB_90D	USB	USB HUB1 UP N 20 34
	USB_90D	USB	USB HUB2 UP P 20 35
	USB_90D	USB	USB HUB2 UP N 20 35

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	SPI_55S	SPI	SPI CLK R 18 47 54
	SPI_55S	SPI	SPI CLK 54
	SPI_55S	SPI	SPI MOSI R 18 47 54
	SPI_55S	SPI	SPI MOSI 54
	SPI_55S	SPI	SPI MISO 18 47 54
	SPI_55S	SPI	SPI MISO R 54
	SPI_55S	SPI	SPI CS0 R L 18 47
	SPI_55S	SPI	SPI CS0 L 47
	SPI_55S	SPI	SPI MLB CS L 47 54
	SPI_55S	SPI	SPI ALT CS L 47
	SPI_55S	SPI	SPIROM USE MLB 21 47
	SPI_55S	SPI	SPI ALT MOSI 47
	SPI_55S	SPI	SPI ALT MISO 47
	SPI_55S	SPI	SPI ALT CLK 47
	HDA_55S	HDA	HDA BIT CLK 18 55
	HDA_55S	HDA	HDA BIT CLK R 18
	HDA_55S	HDA	HDA RST L 18 55
	HDA_55S	HDA	HDA RST R L 18
	HDA_55S	HDA	HDA SDOUT 18 55
	HDA_55S	HDA	HDA SDOUT R 18
	HDA_55S	HDA	HDA SYNC 18 55
	HDA_55S	HDA	HDA SYNC R 18
	HDA_55S	HDA	HDA SDIN0 18 55
	HDA_55S	HDA	AUD SDI R 55
	HDA_55S	HDA	AUD SPDIF_IN 59 81
	HDA_55S	HDA	AUD SPDIF_OUT 55 59
	HDA_55S	HDA	AUD SPDIF_CHIP 55
	HDA_55S	HDA	AUD SPKR OUTLO1L_NOUT 57 59 92
	HDA_55S	HDA	AUD SPKR OUTLO1L_POUT 57 59 92
	HDA_55S	HDA	AUD SPKR OUTLO1R_NOUT 57 59 92
	HDA_55S	HDA	AUD SPKR OUTLO1R_POUT 57 59 92
	HDA_55S	HDA	AUD SPKR OUTLO2L_NOUT 58 59 92
	HDA_55S	HDA	AUD SPKR OUTLO2L_POUT 58 59 92
	HDA_55S	HDA	AUD SPKR OUTLO2R_NOUT 58 59 92
	HDA_55S	HDA	AUD SPKR OUTLO2R_POUT 58 59 92
	CLK_XTAL	XTAL	PCH CLK25M_XTALOUT 18 27
	CLK_XTAL	XTAL	PCH CLK25M_XTALIN 18 27
	PCH_55S	COMP_PCH	PCH SUB RBIAS 20
	PCH_55S	COMP_PCH	PCH SATAICOMP 18
	PCH_55S	COMP_PCH	PCH XCLK_RCOMP 18
	PCH_55S	COMP_PCH	PCH DMI COMP 19
	CLK_XTAL	XTAL	USB HUB1_XTAL1 34
	CLK_XTAL	XTAL	USB HUB1_XTAL2 34
	PCH_55S	COMP_PCH	USB HUB1_RBIA5 34
	CLK_XTAL	XTAL	USB HUB2_XTAL1 35
	CLK_XTAL	XTAL	USB HUB2_XTAL2 35
	PCH_55S	COMP_PCH	USB HUB2_RBIA5 35

SYNC MASTER=K60 SIJI SYNC DATE=07/01/2009

**IBEX PEAK CONSTRAINTS**

Apple Inc.

DRAWING NUMBER: 051-8233 SIZE: D

REVISION: G.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 103 OF 110 SHEET: 85 OF 92

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BUFO_CLK	*	=3:1_SPACING	?
ENET_MII	*	0.3 MM	?
ENET_SE	*	=STANDARD	?

SOURCE: BROADCOM 5764M-DS04-RDS. PAGE 38

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF	*	0.6 MM	?

SOURCE: BROADCOM 5764-DS04-RDS. PAGE 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_PHY	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=STANDARD	?

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	ENET_50S	ENET_SE	ENET_RDAC	36
	ENET_50S	BUFO_CLK	ENET_CLK25M_XTALI	36
	ENET_50S	BUFO_CLK	ENET_CLK25M_XTALO	36
	ENET_50S	BUFO_CLK	ENET_CLK25M_XTAL	36
	ENET_100D	ENET_DIFF	ENET_MDI_P<3..0>	36 38
	ENET_100D	ENET_DIFF	ENET_MDI_N<3..0>	36 38
	ENET_100D	ENET_DIFF	ENET_MDI_T_P<3..0>	38
	ENET_100D	ENET_DIFF	ENET_MDI_T_N<3..0>	38
	ENET_100D	ENET_MII	PCIE_ENET_R2D_P	36
	ENET_100D	ENET_MII	PCIE_ENET_R2D_N	36
	ENET_100D	ENET_MII	PCIE_ENET_D2R_P	18 36
	ENET_100D	ENET_MII	PCIE_ENET_D2R_N	18 36
	ENET_100D	ENET_MII	PCIE_ENET_R2D_C_P	18 36
	ENET_100D	ENET_MII	PCIE_ENET_R2D_C_N	18 36
	ENET_100D	ENET_MII	PCIE_ENET_D2R_C_P	36
	ENET_100D	ENET_MII	PCIE_ENET_D2R_C_N	36

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	FW_110D	FW_TP	FW_PORT0_TPA_P	40 41
	FW_110D	FW_TP	FW_PORT0_TPA_N	40 41
	FW_110D	FW_TP	FW_PORT0_TPB_P	40 41
	FW_110D	FW_TP	FW_PORT0_TPB_N	40 41
PORT 1 & 2 NOT USED				
	FW_110D	FW_TP	FW_P0_TPA_L_P	40
	FW_110D	FW_TP	FW_P0_TPA_L_N	40
	FW_110D	FW_TP	FW_P0_TPB_L_P	40
	FW_110D	FW_TP	FW_P0_TPB_L_N	40
UNUSED FW NETS PHYSICAL PROPERTIES				
	FW_110D	FW_TP	FW_P1_TPA_P	39 40
	FW_110D	FW_TP	FW_P1_TPA_N	39 40
	FW_110D	FW_TP	FW_P2_TPA_P	39 40
	FW_110D	FW_TP	FW_P2_TPA_N	39 40
AUDIO MIC PHYSICAL PROPERTIES				
	AUDIO_PHY	AUDIO	AUD_MIC1_IN_N	59 60
	AUDIO_PHY	AUDIO	AUD_MIC1_IN_P	59 60

SYNC MASTER=K60 AARON		SYNC DATE=07/01/2009	
ENET/FIREWIRE CONSTRAINTS			
Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	104 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	86 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	7

PAIRS SHOULD BE WITHIN 100 MILS OF CLOCK LENGTH.  
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
ASSIGNED IN CONT. MGR.				
DP_85D	DISLAYPORT	DP ML CONN P<3..0>		80
DP_85D	DISLAYPORT	DP ML CONN N<3..0>		80
DP_85D	DISLAYPORT	DP INT LINK CONN P<3..0>		77
DP_85D	DISLAYPORT	DP INT LINK CONN N<3..0>		77
DP_85D	DISLAYPORT	DP INT LINK P<3..0>		77 79
DP_85D	DISLAYPORT	DP INT LINK N<3..0>		77 79
DP_85D	DISLAYPORT	DP INT AUXCH P		77 79
DP_85D	DISLAYPORT	DP INT AUXCH N		77 79
DP_85D	DISLAYPORT	DP EXT LINK P<3..0>		78 80
DP_85D	DISLAYPORT	DP EXT LINK N<3..0>		78 80
DP_85D	DISLAYPORT	DP EXT AUXCH P		78 80 81
DP_85D	DISLAYPORT	DP EXT AUXCH N		78 80 81
DP_85D	DISLAYPORT	DP EXT LINK C P<3..0>		78
DP_85D	DISLAYPORT	DP EXT LINK C N<3..0>		78
DP_85D	DISLAYPORT	MXM DP A ML P<3..0>		73 78
DP_85D	DISLAYPORT	MXM DP A ML N<3..0>		73 78
DP_85D	DISLAYPORT	MXM DP A AUX C P		78
DP_85D	DISLAYPORT	MXM DP A AUX C N		78
DP_85D	DISLAYPORT	MXM DP A AUX P		73 78
DP_85D	DISLAYPORT	MXM DP A AUX N		73 78
DP_85D	DISLAYPORT	MXM DP C ML P<3..0>		73 79
DP_85D	DISLAYPORT	MXM DP C ML N<3..0>		73 79
DP_85D	DISLAYPORT	MXM DP C AUX P		73 79
DP_85D	DISLAYPORT	MXM DP C AUX N		73 79
DP_85D	DISLAYPORT	MXM DP C AUX C P		79
DP_85D	DISLAYPORT	MXM DP C AUX C N		79
DP_85D	DISLAYPORT	DP MUX P<3..0>		78 79
DP_85D	DISLAYPORT	DP MUX N<3..0>		78 79
DP_85D	DISLAYPORT	DP MUX AUXCH P		78 79
DP_85D	DISLAYPORT	DP MUX AUXCH N		78 79
DP_85D	DISLAYPORT	DP EQLE AUXCH P		79
DP_85D	DISLAYPORT	DP EQLE AUXCH N		79
DP_85D	DISLAYPORT	MXM DP A ML C P<3..0>		78
DP_85D	DISLAYPORT	MXM DP A ML C N<3..0>		78
DP_85D	DISLAYPORT	MXM DP C ML C P<3..0>		79
DP_85D	DISLAYPORT	MXM DP C ML C N<3..0>		79
DP_85D	DISLAYPORT	DP TX EQ AUXCH P		78
DP_85D	DISLAYPORT	DP TX EQ AUXCH N		78
DP_85D	DISLAYPORT	MXM DP A ML EQ P<3..0>		78
DP_85D	DISLAYPORT	MXM DP A ML EQ N<3..0>		78

UNUSED VIDEO NET PHYSICAL CONSTRAINTS				
DP_85D	DISLAYPORT	MXM DP B AUX P		73 76
DP_85D	DISLAYPORT	MXM DP B AUX N		73 76
DP_85D	DISLAYPORT	MXM DP D AUX P		73 76
DP_85D	DISLAYPORT	MXM DP D AUX N		73 76
DP_85D	DISLAYPORT	MXM LVDS A CLK P		74 76
DP_85D	DISLAYPORT	MXM LVDS A CLK N		74 76
DP_85D	DISLAYPORT	MXM LVDS B CLK P		74 76
DP_85D	DISLAYPORT	MXM LVDS B CLK N		74 76
DP_85D	DISLAYPORT	MXM DP B ML P<3..0>		73 76
DP_85D	DISLAYPORT	MXM DP B ML N<3..0>		73 76
DP_85D	DISLAYPORT	MXM DP D ML P<3..0>		73 76
DP_85D	DISLAYPORT	MXM DP D ML N<3..0>		73 76
DP_85D	DISLAYPORT	MXM LVDS A DATA P<3..0>		74 76
DP_85D	DISLAYPORT	MXM LVDS A DATA N<3..0>		74 76
DP_85D	DISLAYPORT	MXM LVDS B DATA P<3..0>		74 76
DP_85D	DISLAYPORT	MXM LVDS B DATA N<3..0>		74 76

D

D

C


C

B

B

A

A

SYNC MASTER=K60 AARON		SYNC DATE=07/01/2009	
<b>GRAPHICS CONSTRAINTS</b>			
 Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	G.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	105 OF 110
		SHEET	87 OF 92

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	7

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
THERMAL	POWER	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
E197	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL	48
E198	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA	48
E199	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL	48
E200	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA	48
E201	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL	48
E202	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA	48
E203	SMB_55S	SMB	SMBUS_SMC_BSA_SCL	48
E204	SMB_55S	SMB	SMBUS_SMC_BSA_SDA	48
E205	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL	48 88
E206	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA	48 88
E207	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL	48 88
E208	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA	48 88
E209	SMB_55S	SMB	SMBUS_PCH_S0_CLK	48
E210	SMB_55S	SMB	SMBUS_PCH_S0_DATA	48
E211	SMB_55S	SMB	SMBUS_PCH_CLK	18 48
E212	SMB_55S	SMB	SMBUS_PCH_DATA	18 48
E213	SMB_55S	SMB	SML_PCH_0_CLK	18 48
E214	SMB_55S	SMB	SML_PCH_0_DATA	18 48
E215	SMB_55S	SMB	SML_PCH_1_CLK	18 48
E216	SMB_55S	SMB	SML_PCH_1_DATA	18 48
E217	CLK_XTAL	XTAL	SMC_XTAL	45 46
E218	CLK_XTAL	XTAL	SMC_XTAL	45 46

SMC THERMAL NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
E197	THERM_DIFF	THERMAL	SNS_T_DP1_DN6	51 88
E198	THERM_DIFF	THERMAL	SNS_T_DN1_DP6	51 88
E199	THERM_DIFF	THERMAL	SNS_T_DP2_DN3	51
E200	THERM_DIFF	THERMAL	SNS_T_DN2_DP3	51
E201	THERM_DIFF	THERMAL	SNS_T_DN1_DP6	51 88
E202	THERM_DIFF	THERMAL	SNS_T_DP1_DN6	51 88
E203	THERM_DIFF	THERMAL	SNS_T_DP4_DN5	51
E204	THERM_DIFF	THERMAL	SNS_T_DN4_DP5	51
E205	THERM_DIFF	THERMAL	SNS_LCD_P	51 92
E206	THERM_DIFF	THERMAL	SNS_LCD_N	51 92
E207	THERM_DIFF	THERMAL	SNS_ODD_P	51 92
E208	THERM_DIFF	THERMAL	SNS_ODD_N	51 92
E209	THERM_DIFF	THERMAL	SNS_CPU_H_P	51
E210	THERM_DIFF	THERMAL	SNS_CPU_H_N	51
E211	THERM_DIFF	THERMAL	SNS_SKIN_P	51 92
E212	THERM_DIFF	THERMAL	SNS_SKIN_N	51 92
E213	THERM_DIFF	THERMAL	SNS_AMB_P	51 92
E214	THERM_DIFF	THERMAL	SNS_AMB_N	51 92
E215	THERM_DIFF	THERMAL	SNS_MXM_P	51
E216	THERM_DIFF	THERMAL	SNS_MXM_N	51
E217	THERM_DIFF	THERMAL	SNS_CPU_THERMD_P	10 51
E218	THERM_DIFF	THERMAL	SNS_CPU_THERMD_N	10 51
E219	THERMAL	THERMAL	HDD_OOB_TEMP_FILT	51 92
E220	THERMAL	THERMAL	HDD_OOB_TEMP	51
E221	THERMAL	THERMAL	HDD_OOB_TEMP_R	51
E222	THERMAL	THERMAL	SMC_HDD_OOB_TEMP	51

SMC VOLTAGE/CURRENT NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
E197	THERM_DIFF	THERMAL	MXM_ISENSE_P	50
E198	THERM_DIFF	THERMAL	MXM_ISENSE_N	50
E199	THERM_DIFF	THERMAL	SENSE_CPU_1V5_S3_P	49
E200	THERM_DIFF	THERMAL	SENSE_CPU_1V5_S3_N	49
E201	THERM_DIFF	THERMAL	SENSE_CPU_1V5_S0_P	49
E202	THERM_DIFF	THERMAL	SENSE_CPU_1V5_S0_N	49
E203	THERM_DIFF	THERMAL	SENSE_CPU_1V5_P	49
E204	THERM_DIFF	THERMAL	SENSE_CPU_1V5_N	49
E205	THERM_DIFF	THERMAL	SENSE_CPU_VTT_P	49
E206	THERM_DIFF	THERMAL	SENSE_CPU_VTT_N	49
E207	THERM_DIFF	THERMAL	SENSE_CPU_VTT1_P	49
E208	THERM_DIFF	THERMAL	SENSE_CPU_VTT1_N	49
E209	THERM_DIFF	THERMAL	SENSE_CPU_VTT2_P	49
E210	THERM_DIFF	THERMAL	SENSE_CPU_VTT2_N	49
E211	THERMAL	THERMAL	GND_SMC_AVSS	45 46 49 50
E212	THERMAL	THERMAL	SMC_CPU_1V5_ISENSE	46 49
E213	THERMAL	THERMAL	SMC_CPU_1V5_ISENSE_R	49
E214	THERMAL	THERMAL	SMC_CPU_1V5_VSENSE	46 49
E215	THERMAL	THERMAL	SMC_CPU_VTT_ISENSE	46 49
E216	THERMAL	THERMAL	SMC_CPU_VTT_ISENSE_R	49
E217	THERMAL	THERMAL	SMC_CPU_VTT_VSENSE	46 49
E218	THERMAL	THERMAL	SMC_CPU_1V8_ISENSE	46 49
E219	THERMAL	THERMAL	SMC_CPU_1V8_ISENSE_R	46 49
E220	THERMAL	THERMAL	SMC_CPU_1V8_VSENSE	46 49
E221	THERMAL	THERMAL	SMC_CPU_VSENSE	45 49
E222	VID_PHY	VR_CTL	VR_CPU_IOUT	13 64
E223	THERM_DIFF	THERMAL	VR_ISNS_CPU_P	49
E224	THERM_DIFF	THERMAL	VR_ISNS_CPU_N	49
E225	THERMAL	THERMAL	SNS_PS_CPU_ISNS	49
E226	THERMAL	THERMAL	SMC_CPU_ISENSE	45 49
E227	THERMAL	THERMAL	SMC_CPU_INPUT_ISENSE	46
E228	THERMAL	THERMAL	SMC_CPU_INPUT_VSENSE	46
E229	THERMAL	THERMAL	SMC_DIMM_1V5_ISENSE	46 50
E230	THERMAL	THERMAL	SMC_1V5_S3_ISENSE_R	46 50
E231	THERMAL	THERMAL	SMC_DIMM_1V5_VSENSE	46 50
E232	THERMAL	THERMAL	SMC_GPU_ISENSE	45 50
E233	THERMAL	THERMAL	SMC_MXM_ISENSE_R	50
E234	THERMAL	THERMAL	SMC_GPU_VSENSE	45 50

SYNC MASTER=K60 JERRY SYNC DATE=07/01/2009

**SMC Constraints**

Apple Inc.

DRAWING NUMBER: 051-8233 SIZE: D

REVISION: G.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 106 OF 110  
 SHEET: 88 OF 92



NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SWITCHNODE	SWITCHNODE	BGA_P1MM	BGA_P2MM
SWITCHNODE	POWER	BGA_P1MM	BGA_P2MM
SWITCHNODE	GND	BGA_P1MM	BGA_P2MM
SWITCHNODE	*	BGA_P1MM	BGA_P2MM
SWITCHNODE	POWER	*	6:1_SPACING
SWITCHNODE	GND	*	6:1_SPACING
SWITCHNODE	*	*	SWITCHNODE

### POWER NET PROPERTIES

NET_TYPE		VOLTAGE		
PHYSICAL	SPACING			
POWER	SWITCHNODE	1.5V	VR CPU PHASE1	65
POWER	SWITCHNODE	1.5V	VR CPU PHASE2	65
POWER	SWITCHNODE	1.5V	VR CPU PHASE3	65
POWER	SWITCHNODE	1.5V	VR CPU PHASE4	65
POWER	SWITCHNODE	3.3V	P3V3S5 REG PHASE	69
POWER	SWITCHNODE	5V	P5V3 REG PHASE	69
POWER	SWITCHNODE	1.1V	VTT REG PHASE1	67
POWER	SWITCHNODE	1.1V	VTT REG PHASE2	67
POWER	SWITCHNODE	3.4V	P3V42G3H SW	71
POWER	SWITCHNODE	1.05V	PCHCORE REG PHASE	71
POWER	SWITCHNODE	1.05V	P1V05 S5 REG PHASE	71
POWER	SWITCHNODE	1.8V	DDR REG PHASE	70
POWER	SWITCHNODE	1.8V	P1V8 REG PHASE	70
POWER	POWER	1.5V	PP0V75 S3 MEM VREFCA A	28 30
POWER	POWER	1.5V	PP0V75 S3 MEM VREFCA B	28 31
POWER	POWER	1.5V	PP0V75 S3 MEM VREFDO A	28 30
POWER	POWER	1.5V	PP0V75 S3 MEM VREFDO B	28 31
POWER	POWER	12V	PP12V S0 CPUVTT FLT	58
POWER	POWER	12V	PP12V AUD SPKRAMP PLANE	57 58 60
POWER	POWER	12V	PP12V LCD	77
POWER	POWER	12V	PP12V LCD CONN	77
POWER	POWER	12V	PP12V S0	63
POWER	POWER	12V	PP12V S0 CPU FLTRD	64 65 66
POWER	POWER	12V	PP12V S0 FAN0 L	52 92
POWER	POWER	12V	PP12V S0 FAN1 L	52 92
POWER	POWER	12V	PP12V S0 FAN2 L	52 92
POWER	POWER	12V	PP12V G3H	6 71
POWER	POWER	12V	PP12V G3H R	71
POWER	POWER	12V	PP12V S5	6
POWER	POWER	12V	P12V S0 FW	
POWER	POWER	12V	P12V S0 FW CL	
POWER	POWER	12V	P12V S0 FW D	
POWER	POWER	12V	P12V S0 FW R	
POWER	POWER	12V	FW PORT0 VP	41
POWER	POWER	12V	FW PORT0 VP F	41
POWER	POWER	12V	PPV FW PHY CPS	40 41
POWER	POWER	12V	PP12V S1	6
POWER	POWER	12V	PP12V S3 NM FLT	44
POWER	POWER	1.1V	PPVCORE S0 CPU	65
POWER	POWER	1.1V	PPVCORE S0 CPU REG1	65
POWER	POWER	1.1V	PPVCORE S0 CPU REG2	65
POWER	POWER	1.1V	PPVCORE S0 CPU REG3	65
POWER	POWER	1.1V	PPVCORE S0 CPU REG4	66
POWER	POWER	1.05V	PP1V05 SM SOURCE	72
POWER	POWER	1.05V	PP1V05 S0	6
POWER	POWER	1.05V	PP1V05 S0 CK505 F	26
POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLL A	17 22
POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLL B	17 22
POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLL C	22 24
POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLL D	22 24
POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLL E	22 24
POWER	POWER	1.05V	PP1V05 S0 PCH VCCADPLL F	22 24
POWER	POWER	1.05V	PP1V05 S0 PCH VCCA CLK	22 24
POWER	POWER	1.05V	PP1V05 S0 PCH VCCA CLK F	24
POWER	POWER	1.05V	PP1V05 S0 CIO VDDI10 DP	22 24
POWER	POWER	1.05V	PP1V05 S0 CIO VDDI10 DP PLL	22 24
POWER	POWER	1.05V	PP1V05 SM PCH LAN	6
POWER	POWER	1.05V	PP1V05 S5	6
POWER	POWER	1.05V	PP1V05 SM	6
POWER	POWER	1.1V	PPVTT S0	6
POWER	POWER	1.1V	PPVTT S0 CPU	6 49
POWER	POWER	0.75V	PPVTT S0 DDR	6
POWER	POWER	0.75V	PP0V75 S0	6
POWER	POWER	1.2V	PP1V2 S5 ENET	37
POWER	POWER	1.5V	PP1V5 S0	6
POWER	POWER	1.5V	PP1V5 S0 CK505 F	26
POWER	POWER	1.5V	PP1V5 S0 CK505 R	26
POWER	POWER	1.5V	PP1V5 S3	6
POWER	POWER	1.5V	PP1V5 CPU MEM	6 49
POWER	POWER	1.5V	PP1V8 S0	6
POWER	POWER	1.8V	PP1V8 S0 CPU	6 49
POWER	POWER	1.96V	PP1V96 FW PLLVDD	39
POWER	POWER	1.96V	PP1V95 FW FWPHY	39 40
POWER	POWER	3.3V	PP3V3 S0	6
POWER	POWER	3.3V	PP3V3 S0 CK505 F	26
POWER	POWER	3.3V	PP3V3 S0 DPAUX	80
POWER	POWER	3.3V	PP3V3 S0 DPFUSE	80
POWER	POWER	3.3V	PP3V3 S0 DDPWR	80
POWER	POWER	3.3V	PP3V3 S0 HS F	61
POWER	POWER	3.3V	PP3V3 S0M	6
POWER	POWER	3.3V	PP3V3 MINI	33
POWER	POWER	3.3V	PP3V3 ENET	34 37
POWER	POWER	3.3V	PP3V3 S0 PCH VCCA DAC	17 22
POWER	POWER	3.3V	PP3V3 S0 PCH VCCA DAC F	17 22
POWER	POWER	3.3V	PP3V3 S0 TSENS R	5
POWER	POWER	3.3V	PP3V3 S3	6 92
POWER	POWER	3.3V	PP3V3 S3 BT FLT	44
POWER	POWER	3.3V	PP3V3 S3 SDCARD FLT	44
POWER	POWER	3.3V	PP3V3 S3 NM FLT	44
POWER	POWER	3.3V	PP3V3 S5	6
POWER	POWER	3.3V	PPVOUT S0 PCH DCPSS	22
POWER	POWER	3.3V	PPVOUT S5 PCH DCPSS	22
POWER	POWER	3.3V	PPVOUT S5 PCH DCPSSBYE	22
POWER	POWER	3.3V	PPVOUT G3 PCH DCPRTC	22
POWER	POWER	3.3V	PPVOUT S0 PCH VCCRTC NCFP	22
POWER	POWER	3.3V	PPVBATT G3 RTC	27
POWER	POWER	3.3V	PPVBATT G3 RTC R	27
POWER	POWER	3.3V	PP3V3 AUDIO SPDIF JACK	59
POWER	POWER	3.3V	PP3V3 FW AVDD	39
POWER	POWER	3.3V	PP3V3 FW ESD	41
POWER	POWER	3.3V	PP3V3 FW PLLVDD	39
POWER	POWER	3.3V	PP3V3 FW VDDA	39
POWER	POWER	3.3V	PP3V3 G3 RTC	18 22 34 27
POWER	POWER	3.3V	PP ENET CTRL12	37
POWER	POWER	3.4V	PP3V3 G3H SMC AVCC	45
POWER	POWER	3.3V	PP3V3 G3H AVREF SMC	45 46
POWER	POWER	3.42V	PP3V42 G3H	6
POWER	POWER	3.42V	PP3V42 G3H R	71
POWER	POWER	4.5V	4V5 REG IN	55
POWER	POWER	4.5V	PP4V5 AUDIO ANALOG	55
POWER	POWER	5V	PP5V S0	6 92
POWER	POWER	5V	PP5V S0 CPU VCORE VCC	24
POWER	POWER	5V	PP5V S0 PCH V5REF	22 24
POWER	POWER	5V	PP5V S0 SATA FET	42
POWER	POWER	5V	PP5V S3	6
POWER	POWER	5V	PP5V S3 DDR REG V5PILT	70
POWER	POWER	5V	PP5V S3 CAMERA FLT	44
POWER	POWER	5V	PP5V S3 IR FLT	44
POWER	POWER	5V	VREFMARGIN DIMMA P5V	28
POWER	POWER	5V	VREFMARGIN DIMMB P5V	28
POWER	POWER	5V	PP5V S5	6
POWER	POWER	5V	PP5V S5 PCH V5REFSUS	22 24
POWER	POWER	5V	PP5V CPUVTT VR	67
POWER	POWER	5V	PP5V USB2 PORT0	43
POWER	POWER	5V	PP5V USB2 PORT0 F	43
POWER	POWER	5V	PP5V USB2 PORT1	43
POWER	POWER	5V	PP5V USB2 PORT1 F	43
POWER	POWER	5V	PP5V USB2 PORT2	43
POWER	POWER	5V	PP5V USB2 PORT2 F	43
POWER	POWER	5V	PP5V USB2 PORT3	43
POWER	POWER	5V	PP5V USB2 PORT3 F	43
POWER	POWER		DDR_REG_PGND	70
POWER	POWER		DDR_REG_CSGND	70

### POWER NET PROPERTIES

NET_TYPE		VOLTAGE		
PHYSICAL	SPACING			
POWER	POWER	3.3V	PP3V3 S0	6
POWER	POWER	3.3V	PP3V3 S0 CK505 F	26
POWER	POWER	3.3V	PP3V3 S0 DPAUX	80
POWER	POWER	3.3V	PP3V3 S0 DPFUSE	80
POWER	POWER	3.3V	PP3V3 S0 DDPWR	80
POWER	POWER	3.3V	PP3V3 S0 HS F	61
POWER	POWER	3.3V	PP3V3 S0M	6
POWER	POWER	3.3V	PP3V3 MINI	33
POWER	POWER	3.3V	PP3V3 ENET	34 37
POWER	POWER	3.3V	PP3V3 S0 PCH VCCA DAC	17 22
POWER	POWER	3.3V	PP3V3 S0 PCH VCCA DAC F	17 22
POWER	POWER	3.3V	PP3V3 S0 TSENS R	5
POWER	POWER	3.3V	PP3V3 S3	6 92
POWER	POWER	3.3V	PP3V3 S3 BT FLT	44
POWER	POWER	3.3V	PP3V3 S3 SDCARD FLT	44
POWER	POWER	3.3V	PP3V3 S3 NM FLT	44
POWER	POWER	3.3V	PP3V3 S5	6
POWER	POWER	3.3V	PPVOUT S0 PCH DCPSS	22
POWER	POWER	3.3V	PPVOUT S5 PCH DCPSS	22
POWER	POWER	3.3V	PPVOUT S5 PCH DCPSSBYE	22
POWER	POWER	3.3V	PPVOUT G3 PCH DCPRTC	22
POWER	POWER	3.3V	PPVOUT S0 PCH VCCRTC NCFP	22
POWER	POWER	3.3V	PPVBATT G3 RTC	27
POWER	POWER	3.3V	PPVBATT G3 RTC R	27
POWER	POWER	3.3V	PP3V3 AUDIO SPDIF JACK	59
POWER	POWER	3.3V	PP3V3 FW AVDD	39
POWER	POWER	3.3V	PP3V3 FW ESD	41
POWER	POWER	3.3V	PP3V3 FW PLLVDD	39
POWER	POWER	3.3V	PP3V3 FW VDDA	39
POWER	POWER	3.3V	PP3V3 G3 RTC	18 22 34 27
POWER	POWER	3.3V	PP ENET CTRL12	37
POWER	POWER	3.4V	PP3V3 G3H SMC AVCC	45
POWER	POWER	3.3V	PP3V3 G3H AVREF SMC	45 46
POWER	POWER	3.42V	PP3V42 G3H	6
POWER	POWER	3.42V	PP3V42 G3H R	71
POWER	POWER	4.5V	4V5 REG IN	55
POWER	POWER	4.5V	PP4V5 AUDIO ANALOG	55
POWER	POWER	5V	PP5V S0	6 92
POWER	POWER	5V	PP5V S0 CPU VCORE VCC	24
POWER	POWER	5V	PP5V S0 PCH V5REF	22 24
POWER	POWER	5V	PP5V S0 SATA FET	42
POWER	POWER	5V	PP5V S3	6
POWER	POWER	5V	PP5V S3 DDR REG V5PILT	70
POWER	POWER	5V	PP5V S3 CAMERA FLT	44
POWER	POWER	5V	PP5V S3 IR FLT	44
POWER	POWER	5V	VREFMARGIN DIMMA P5V	28
POWER	POWER	5V	VREFMARGIN DIMMB P5V	28
POWER	POWER	5V	PP5V S5	6
POWER	POWER	5V	PP5V S5 PCH V5REFSUS	22 24
POWER	POWER	5V	PP5V CPUVTT VR	67
POWER	POWER	5V	PP5V USB2 PORT0	43
POWER	POWER	5V	PP5V USB2 PORT0 F	43
POWER	POWER	5V	PP5V USB2 PORT1	43
POWER	POWER	5V	PP5V USB2 PORT1 F	43
POWER	POWER	5V	PP5V USB2 PORT2	43
POWER	POWER	5V	PP5V USB2 PORT2 F	43
POWER	POWER	5V	PP5V USB2 PORT3	43
POWER	POWER	5V	PP5V USB2 PORT3 F	43
POWER	POWER		DDR_REG_PGND	70
POWER	POWER		DDR_REG_CSGND	70

### SENSING NET PROPERTIES

NET_TYPE		VOLTAGE		
PHYSICAL	SPACING			
SNS_DIFF	THERMAL		VR CPU ISNS1 P	64 65
SNS_DIFF	THERMAL		VR CPU ISNS1 N	64 65
SNS_DIFF	THERMAL		VR CPU ISNS1 R P	64 65
SNS_DIFF	THERMAL		VR CPU ISNS1 R N	64 65
SNS_DIFF	THERMAL		VR CPU ISNS2 P	64 65
SNS_DIFF	THERMAL		VR CPU ISNS2 R P	64 65
SNS_DIFF	THERMAL		VR CPU ISNS2 R N	64 65
SNS_DIFF	THERMAL		VR CPU ISNS2 R P	64 65
SNS_DIFF	THERMAL		VR CPU ISNS2 R N	64 65
SNS_DIFF	THERMAL		VR CPU ISNS3 N	64 65
SNS_DIFF	THERMAL		VR CPU ISNS3 R P	64 65
SNS_DIFF	THERMAL		VR CPU ISNS3 R N	64 65
SNS_DIFF	THERMAL		VR CPU ISNS4 P	64 66
SNS_DIFF	THERMAL		VR CPU ISNS4 R P	64 66
SNS_DIFF	THERMAL		VR CPU ISNS4 R N	64 66
SNS_DIFF	THERMAL		VR CPU ISNS1 XW P	65
SNS_DIFF	THERMAL		VR CPU ISNS1 XW N	65
SNS_DIFF	THERMAL		VR CPU ISNS2 XW P	65
SNS_DIFF	THERMAL		VR CPU ISNS2 XW N	65
SNS_DIFF	THERMAL		VR CPU ISNS3 XW P	65
SNS_DIFF	THERMAL		VR CPU ISNS3 XW N	65
SNS_DIFF	THERMAL		VR CPU ISNS4 XW P	66
SNS_DIFF	THERMAL		VR CPU ISNS4 XW N	66
SNS_DIFF			CPU VCC_PKG SENSE P	13 49 64
SNS_DIFF			CPU VCC_PKG SENSE N	13 49 64
SNS_DIFF			CPU VTTSENSE P	13 49 67
SNS_DIFF			CPU VTTSENSE N	13 49 67
SNS_DIFF			CPU VTTSENSE R P	67
SNS_DIFF			CPU VTTSENSE R N	67
SNS_DIFF			VR CPU VSEN	64
SNS_DIFF			VR CPU RGND	64
SNS_DIFF			VR CPU VSNS R N	64
SNS_DIFF			VR CPU VSNS R P	64
SNS_DIFF			VR CPU VSNS XW P	64
SNS_DIFF			VR CPU VSNS XW N	64

### VR CTRL NET PROPERTIES

NET_TYPE		VOLTAGE		
PHYSICAL	SPACING			
VR_CTL_PHY	VR_CTL		VR CPU PH1 SNUB	65
VR_CTL_PHY	VR_CTL		VR CPU PH2 SNUB	65
VR_CTL_PHY	VR_CTL		VR CPU PH3 SNUB	65
VR_CTL_PHY	VR_CTL		VR CPU PH4 SNUB	65
VR_CTL_PHY	VR_CTL		VR CPU PWM1	64 65
VR_CTL_PHY	VR_CTL		VR CPU PWM2	64 65
VR_CTL_PHY	VR_CTL		VR CPU PWM2 R	64 65
VR_CTL_PHY	VR_CTL		VR CPU PWM3	64 65
VR_CTL_PHY	VR_CTL		VR CPU PWM3 R	64 65
VR_CTL_PHY	VR_CTL		VR CPU PWM4	64 66
VR_CTL_PHY	VR_CTL		VR CPU PWM4 R	64 66
VR_CTL_PHY	VR_CTL		VR CPU REF	64
VR_CTL_PHY	VR_CTL		VR CPU SS	64
VR_CTL_PHY	VR_CTL		VR CPU TCOMP	64
VR_CTL_PHY	VR_CTL		VR CPU TM	64
VR_CTL_PHY	VR_CTL		VR CPU BOOT1 RC	65
VR_CTL_PHY	VR_CTL		VR CPU BOOT2 RC	65
VR_CTL_PHY	VR_CTL		VR CPU BOOT3 RC	65
VR_CTL_PHY	VR_CTL		VR CPU COMP	64
VR_CTL_PHY	VR_CTL		VR CPU COMP R	64
VR_CTL_PHY	VR_CTL		VR CPU COMP RC	64
VR_CTL_PHY				

8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A

SYNC MASTER=K60 SIJI		SYNC DATE=07/01/2009	
<b>BLANK PAGE</b>			
 Apple Inc.	DRAWING NUMBER	051-8233	SIZE D
	REVISION	G.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	108 OF 110	
	SHEET	90 OF 92	

PM NET PROPERTIES  
(PM, RESET, EN, PGOOD)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

PHYSICAL	NET_TYPE	SPACING	
PLT	PM		PLT RESET L 20 27
PLT	PM_VTT		PLT RESET LS1V1 L 11
PM	PM		PM ACDC PS ON 6
PM	PM		PM BATLOW L 15 19 45
PM	PM		PM CLK32K SUSCLK 9 45 85
PM	PM		PM CLK32K SUSCLK R 9 19 85
PM	PM		PM CLKRUN L 15 19 45 47
PM	PM		PM EXT_TS L<0> 11 46
PM	PM		PM EXT_TS L<1> 11 46
PM	PM		PM LAN PWRGD 15 19
PM_VTT	PM_VTT		FSB_CPURSTOUT L 11 25
PM	PM		USB_HUB_RESET L 34 35
PM_VTT	PM		PM MEM PWRGD 11 19
PM	PM		PM ME_PWRGD 19 63
PM	PM		PM ME_S0_EN_G 72
PM	PM		PM ME_S0_EN_G1 72
PM	PM		PM ME_S0_EN_R 72
PM	PM		PM MXM_PGOOD 43 74
PM	PM		PM PCH_PWRGD 19 63
PM	PM		PM PGOOD_DDRREG_S3 5 62 70
PM	PM		PM PGOOD_PVCORE_CPU 5 26 63 64
PM	PM		PM PWRBTN L 19 25 45
PM	PM		PM RSMRST L 45 62
PM	PM		PM RSMRST_PCH L 19 62
PM	PM		PM SLP_M_L 5 19 62
PM	PM		PM SLP_M_R
PM	PM		PM SLP_S3_L 5 19 32 33 37 46 62 63
PM	PM		PM SLP_S3_L_AND_S0_RDY
PM	PM		PM SLP_S4_1_L 19 62
PM	PM		PM SLP_S4_2_L 19 45 66
PM	PM		PM SLP_S4_3_L 5 19
PM	PM		PM SLP_S4_L 19 32
PM	PM		PM SLP_S5_L 19 45
PM	PM		PM SUS_PWR_ACK 19
PM_VTT	PM_VTT		PM SYNC 11 19
PM	PM		SDCARD_PLT_RST L 27 44
PM	PM		PM SYSRST L 19 27 45
PM	PM		PM SYS_PWRGD 19 32 63
PM_VTT	PM_VTT		PM THRMTRIP L 11 21 46
PM	PM		RSMRST_PWRGD 45 63
PM	PM		RTC_RESET L 18 91
PM_VTT	PM_VTT		CPU_PWRGD 11 21 25
PM	PM		CPU_RESET L 11 27
PM	PM		PGOOD_1V05ME_G1 43
PM	PM		PGOOD_1V05ME_G2 43
PM	PM		PGOOD_1V8_S0_G1 43
PM	PM		PGOOD_1V8_S0_G2 43
PM	PM		PGOOD_CPU_GFX_DDR 43
PM	PM		PGOOD_P12V_S3
PM	PM		PGOOD_P1V05_ME_S5
PM	PM		PGOOD_P1V5_S0 72
PM	PM		PGOOD_P1V8_S0 43
PM	PM		PGOOD_P3V3_ME 72
PM	PM		PGOOD_P3V3_S0 48 63 72
PM	PM		PGOOD_P3V3_S3 34 72
PM	PM		PGOOD_P5V_S0 42 72
PM	PM		PGOOD_PCH_AND_P1V8 43
PM	PM		PGOOD_PCH_S0 43
PM	PM		PGOOD_SYSPWROK 43
PM	PM		PGOOD_SYSPWROK_R 43
PM	PM		RTC_RESET L 18 91
PM	PM		P12V_S3_EN 42 72
PM	PM		P1V05_ME_SM_EN 42 72
PM	PM		P1V5_S0_EN 42 72
PM	PM		P3V3ME_EN 42 72
PM	PM		P3V3S0_EN 42 72
PM	PM		P3V3S3_EN 42 72
PM	PM		P5VS0_EN 42 72
PM	PM		P5VS3_EN 42 69
PM	PM		PCHCORE_REG_EN 42 68
PM	PM		PCHCORE_REG_PGOOD 5 62 63 68
PM	PM		PEG_RESET L 9 27
PM	PM		SDCARD_RESET 21 25 44 92

PHYSICAL	NET_TYPE	SPACING	
4V5	PM		4V5_REG_EN 55
PM	PM		ALL_SYS_PWRGD_R 6 25 32 63
PM	PM		ALL_SYS_PWRGD_SMC 45 63
PM	PM		CK505_27MHZ_EN 26
PM	PM		CPUVTT_REG_EN 62 67
PM_VTT	PM_VTT		CPUVTT_REG_PGOOD 11 62 63 67
PM	PM		CPU_MEM_RESET L 11 32
PM	PM		DDRVT EN 32 62 70
PM	PM		DEBUG_RESET L 27 47
PM	PM		FWPHY_RESET L 39
PM	PM		FWXIO_SNOOP_EN 39
PM	PM		FW_RESET_L 27 39
PM	PM		GFX_VR_EN
PM	PM		GFX_VR_PGOOD
PM	PM		LAN_RESET L 27 36
PM	PM		MEM_RESET L 30 31 32
PM	PM		MINI_RESET L 27 33
PM	PM		SMC_DELAYED_PWRGD 46 63
PM	PM		SMC_LRESET L 27 45
PM	PM		SMC_RESET L 45 46 47
PM	PM		T28_RESET L
PM_VTT	PM_VTT		XDP_CPUPWRGD 11 25
PM_VTT	PM_VTT		XDP_DBRESET L 11 25 27
PM_VTT	PM_VTT		XDP_PWRGD 25

NET PHYSICAL FOR NC NETS  
REMOVE WHEN CHECKPLUS IS FIXED

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
PCIE GRAPHICS				
PCIE	PCIE_850	PCIE		NC_PCIE_CLK100M_EXCARD_N
PCIE	PCIE_850	PCIE		NC_PCIE_CLK100M_EXCARD_P
PCIE	PCIE_850	PCIE		NC_PCIE_EXCARD_D2R_N
PCIE	PCIE_850	PCIE		NC_PCIE_EXCARD_D2R_P
PCIE	PCIE_850	PCIE		NC_PCIE_EXCARD_R2D_C_N
PCIE	PCIE_850	PCIE		NC_PCIE_EXCARD_R2D_C_P
NO TEST=TRUE				
USB	USB_900	USB		NC_USB_EXCARD_N
USB	USB_900	USB		NC_USB_EXCARD_P
USB	USB_900	USB		NC_USB_EXTE_N
USB	USB_900	USB		NC_USB_EXTE_P
USB	USB_900	USB		NC_USB_TPAD_N
USB	USB_900	USB		NC_USB_TPAD_P

SYNC MASTER=K60 MIKE SYNC DATE=07/01/2009

PAGE TITLE: PM RESETS ENABLES PGOOD CONST

DRAWING NUMBER: 051-8233 SIZE: D

REVISION: G.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 109 OF 110  
SHEET: 91 OF 92

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

J4700 USB CAMERA

85 44 **IN** PP5V\_S3\_CAMERA FUNC\_TEST=TRUE  
 MIN\_ALLOWED\_TPS=1  
 85 44 **IN** USB\_CAMERA\_L\_P FUNC\_TEST=TRUE  
 85 44 **IN** USB\_CAMERA\_L\_N FUNC\_TEST=TRUE  
 1 PP5V\_S3\_REG Testpoint near J4700  
 2 Ground Testpoints near J4700

J4750 USB CARD READER

85 44 **IN** USB\_SDCARD\_L\_P FUNC\_TEST=TRUE  
 85 44 **IN** USB\_SDCARD\_L\_N FUNC\_TEST=TRUE  
 91 44 25 21 **IN** SDCARD\_RESET FUNC\_TEST=TRUE  
 1 PP3V3\_S3 Testpoint near J4750  
 2 Ground Testpoints near J4750  
 J4720 USB BLUETOOTH

85 44 **IN** USB\_BT\_L\_P FUNC\_TEST=TRUE  
 85 44 **IN** USB\_BT\_L\_N FUNC\_TEST=TRUE  
 1 PP3V3\_S3 Testpoint near J4720  
 2 Ground Testpoints near J4720

J4780 IR BOARD

85 44 **IN** USB\_IR\_L\_P FUNC\_TEST=TRUE  
 85 44 **IN** USB\_IR\_L\_N FUNC\_TEST=TRUE  
 1 PP5V\_S3\_REG Testpoint near J4780  
 2 Ground Testpoints near J4780

J4520 SATA ODD (HIGH SPEED)

84 42 **IN** SATA\_ODD\_R2D\_P FUNC\_TEST=TRUE  
 84 42 **IN** SATA\_ODD\_R2D\_N FUNC\_TEST=TRUE  
 84 42 **IN** SATA\_ODD\_D2R\_C\_N FUNC\_TEST=TRUE  
 84 42 **IN** SATA\_ODD\_D2R\_C\_P FUNC\_TEST=TRUE  
 84 42 **IN** SMC\_ODD\_DETECT FUNC\_TEST=TRUE  
 1 PP5V\_S0 Testpoint near J4520  
 5 Ground Testpoints near J4520

J4510 SATA HDD (HIGH SPEED)

84 42 **IN** SATA\_HDD\_R2D\_P FUNC\_TEST=TRUE  
 84 42 **IN** SATA\_HDD\_R2D\_N FUNC\_TEST=TRUE  
 84 42 **IN** SATA\_HDD\_D2R\_C\_N FUNC\_TEST=TRUE  
 84 42 **IN** SATA\_HDD\_D2R\_C\_P FUNC\_TEST=TRUE  
 3 Ground Testpoints near J4510

J5520 ANALOG LCD TEMP SENSOR

88 51 **IN** SNS\_LCD\_P FUNC\_TEST=TRUE  
 88 51 **IN** SNS\_LCD\_N FUNC\_TEST=TRUE

J5521 AMBIENT TEMP SENSOR

88 51 **IN** SNS\_AMB\_P FUNC\_TEST=TRUE  
 88 51 **IN** SNS\_AMB\_N FUNC\_TEST=TRUE

J5551 ODD TEMP SENSOR

88 51 **IN** SNS\_ODD\_P FUNC\_TEST=TRUE  
 88 51 **IN** SNS\_ODD\_N FUNC\_TEST=TRUE

J5600 ODD FAN

53 **IN** FAN\_0\_PWR\_L FUNC\_TEST=TRUE  
 53 **IN** FAN\_TACH0\_L FUNC\_TEST=TRUE  
 89 53 **IN** PP12V\_S0\_FAN0\_L FUNC\_TEST=TRUE  
 53 **IN** FAN\_0\_GND FUNC\_TEST=TRUE

J5700 CPU FAN

53 **IN** FAN\_2\_PWR\_L FUNC\_TEST=TRUE  
 53 **IN** FAN\_TACH2\_L FUNC\_TEST=TRUE  
 89 53 **IN** PP12V\_S0\_FAN2\_L FUNC\_TEST=TRUE  
 53 **IN** FAN\_2\_GND FUNC\_TEST=TRUE

J5601 HD FAN

53 **IN** FAN\_1\_PWR\_L FUNC\_TEST=TRUE  
 53 **IN** FAN\_TACH1\_L FUNC\_TEST=TRUE  
 89 53 **IN** PP12V\_S0\_FAN1\_L FUNC\_TEST=TRUE  
 53 **IN** FAN\_1\_GND FUNC\_TEST=TRUE

J5550 HDD TEMP SENSOR

88 51 **IN** HDD\_OOB\_TEMP\_FILT FUNC\_TEST=TRUE

J5560 SKIN TEMP SENSOR

88 51 **IN** SNS\_SKIN\_P FUNC\_TEST=TRUE  
 88 51 **IN** SNS\_SKIN\_N FUNC\_TEST=TRUE

J6601 AUDIO MICROPHONE

59 **IN** AUD\_MIC\_IN1\_N\_CONN FUNC\_TEST=TRUE  
 59 **IN** GND\_AUDIO\_MIC1\_CONN FUNC\_TEST=TRUE  
 59 **IN** AUD\_MIC\_IN1\_P\_CONN FUNC\_TEST=TRUE  
 1 Ground Testpoint near J6601

J6602 AUDIO RIGHT SPEAKER

85 59 58 **IN** AUD\_SPKR\_OUTLO2R\_POUT FUNC\_TEST=TRUE  
 85 59 58 **IN** AUD\_SPKR\_OUTLO2R\_NOUT FUNC\_TEST=TRUE  
 85 59 57 **IN** AUD\_SPKR\_OUTLO1R\_POUT FUNC\_TEST=TRUE  
 85 59 57 **IN** AUD\_SPKR\_OUTLO1R\_NOUT FUNC\_TEST=TRUE

J6603 AUDIO LEFT SPEAKER

85 59 58 **IN** AUD\_SPKR\_OUTLO2L\_POUT FUNC\_TEST=TRUE  
 85 59 58 **IN** AUD\_SPKR\_OUTLO2L\_NOUT FUNC\_TEST=TRUE  
 85 59 57 **IN** AUD\_SPKR\_OUTLO1L\_POUT FUNC\_TEST=TRUE  
 85 59 57 **IN** AUD\_SPKR\_OUTLO1L\_NOUT FUNC\_TEST=TRUE

**IN** GND 16 TP/S FUNC\_TEST=TRUE  
 MIN\_ALLOWED\_TPS=16

89 6 **IN** PP3V3\_S3 2 TP/S FUNC\_TEST=TRUE  
 MIN\_ALLOWED\_TPS=2

69 6 **IN** PP5V\_S3\_REG 2 TP/S FUNC\_TEST=TRUE  
 MIN\_ALLOWED\_TPS=1

89 6 **IN** PP5V\_S0 FUNC\_TEST=TRUE  
 MIN\_ALLOWED\_TPS=1

SYNC MASTER=K60 DEREK		SYNC DATE=07/01/2009	
PAGE TITLE <b>K22/K23 ICT/FCT</b>			
Apple Inc.	DRAWING NUMBER	051-8233	SIZE D
	REVISION	G.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	110 OF 110
		SHEET	92 OF 92