


1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.



# Jun 23 2009

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE


Page	(.cna)	Contents	Sync	Date
1	1	Table of Contents	MASTER	N/A
2	2	System Block Diagram	K22	06/03/2009
3	3	Power Block Diagram	K22	06/03/2009
4	4	BOM Configuration	MASTER	N/A
5	6	Power Conn / Alias	MASTER	N/A
6	7	Holes	MASTER	N/A
7	8	UNUSED SIGNAL ALIAS	K22	06/03/2009
8	9	Signal Aliases	MASTER	N/A
9	10	CPU FSB	K22	06/03/2009
10	11	CPU TEST & MISC.	K22	06/03/2009
11	12	CPU POWER, GND, DECAPS	K22	06/03/2009
12	13	eXtended Debug Port (XDP)	K22	06/03/2009
13	14	MCP CPU Interface	K22	06/03/2009
14	15	MCP Memory Interface	K22	06/03/2009
15	16	MCP MEMORY CNTRL & MISC	K22	06/03/2009
16	17	MCP PCIe Interfaces	K22	06/03/2009
17	18	MCP Ethernet & Graphics	K22	06/03/2009
18	19	MCP PCI & LPC	K22	06/03/2009
19	20	MCP SATA & USB	K22	06/03/2009
20	21	MCP HDA & MISC	K22	06/03/2009
21	22	MCP Power & Ground	K22	06/03/2009
22	25	MCP Standard Decoupling	K22	06/03/2009
23	26	MCP Graphics Support	K22	06/03/2009
24	28	SB Misc	K22	06/03/2009
25	29	FSB/DDR3 Vref Margining	K22	06/03/2009
26	30	MEMORY CAPS	MASTER	N/A
27	31	DDR3 SO-DIMMs 0 & 2	K22	06/03/2009
28	32	DDR3 SO-DIMM CONNECTOR B	K22	06/03/2009
29	33	DDR3 SUPPORT AND BITSWAPS	MASTER	N/A
30	34	PCI-E Wireless Connector	K22	05/28/2009
31	37	Ethernet PHY (RTL8211CL)	K22	06/03/2009
32	38	Ethernet Support	K22	06/03/2009
33	39	ETHERNET CONNECTOR	MASTER	N/A
34	41	FireWire LLC/PHY (XIO2213B)	K22	06/03/2009
35	42	FW: 1394B MISC	K22	06/03/2009
36	43	FIREWIRE CONNECTOR	K22	06/03/2009
37	45	SATA Connectors	K22	06/03/2009
38	46	EXTERNAL USB CONNECTORS	K22	06/03/2009
39	47	Internal USB Connections	K22	06/03/2009
40	49	SMC	MARKVIDEO	03/12/2009
41	50	SMC Support	MARKVIDEO	03/12/2009
42	51	LPC+SPI Debug Connector	K22	06/03/2009
43	52	SMBus Connections	MASTER	N/A
44	53	CPU/MXM CURRENT AND VOLTAGE SENSE	K22	06/03/2009
45	54	MCP CURRENT AND VOLTAGE SENSE	K22	06/03/2009

Page	(.cna)	Contents	Sync	Date
46	55	Thermal Sensors	K22	06/03/2009
47	56	HD AND OD FAN	K22	06/03/2009
48	57	CPU FAN	K22	06/03/2009
49	61	SPI ROM	K22	06/03/2009
50	62	AUDIO: CODEC/REGULATOR	K22	06/03/2009
51	63	AUDIO: FILTER/BUFFER	SKIPAUDIO	04/20/2009
52	64	AUDIO: Tweeter Amp 1	SKIPAUDIO	04/20/2009
53	65	AUDIO: Woofer Amp	SKIPAUDIO	04/20/2009
54	66	Audio: MLB to I/O Conn.	K22	06/03/2009
55	67	AUDIO: Detects/Grounding	SKIPAUDIO	04/20/2009
56	68	AUDIO: Mikey	K22	06/03/2009
57	69	POWER SEQUENCING BLOCK DIAGRAM	K22	06/03/2009
58	70	PGOOD and Power Sequencing	K22	06/03/2009
59	71	VREG: PPVCORE_S0_CPU	K22	06/03/2009
60	72	VREG: PPVCORE_S0_CPU	K22	06/03/2009
61	73	5V_S3 REGULATOR	K22	06/03/2009
62	74	MCP CORE REGULATOR	K22	06/03/2009
63	75	1.5V DDR SUPPLY	K22	06/03/2009
64	76	FSB VTT/3.3V S5 SUPPLIES	K22	06/03/2009
65	78	S3 & S0 FETS	K22	06/03/2009
66	79	1V1 S5 POWER SUPPLY	K22	06/03/2009
67	84	MXM PCIe, DP & Power	K22	06/03/2009
68	85	MXM I/O	K22	06/03/2009
69	86	MXM PCIE CAPS	K22	06/03/2009
70	87	Display: Aliases	MARKVIDEO	03/12/2009
71	90	Display: Int DP Connector	MARKVIDEO	03/12/2009
72	91	Display: BiDiVi Muxes	MARKVIDEO	03/12/2009
73	94	Display: Ext DP Connector	MARKVIDEO	03/12/2009
74	95	Display: BiDiVi Support	MARKVIDEO	03/12/2009
75	100	CPU/FSB Constraints	K22	06/03/2009
76	101	Memory Constraints	K22	06/03/2009
77	102	MCP Constraints 1	K22	06/03/2009
78	103	MCP Constraints 2	K22	06/03/2009
79	104	Ethernet Constraints	K22	06/03/2009
80	105	FireWire Constraints	K22	06/03/2009
81	106	SMC Constraints	K22	06/03/2009
82	107	Graphics Constraints	MASTER	N/A
83	108	K22/K23 SPECIFIC CONSTRAINTS	K22	06/03/2009
84	109	K22/K23 RULE DEFINITIONS	K22	06/03/2009
85	110	K22/K23 ICT/FCT	K22	06/03/2009


DRAWING TITLE		DRAWING NUMBER	SIZE
-		16.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED.			
PAGE		1 OF 110	
SHEET		1 OF 109	

www.laptop-schematics.com

# System Block Diagram



PAGE TITLE		System Block Diagram	
Apple Inc.		CREATING NUMBER	1122 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	2 OF 110
		SHEET	



PAGE TITLE		Power Block Diagram	
DRAWING NUMBER		1122	
Apple Inc.		D	
REVISION		16.0.0	
BRANCH			
PAGE		3 OF 110	
SHEET			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

www.laptop-schematics.com

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
820-2507	1	PCBP,MLB	MLB1		

BOARD STACK-UP


TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL


PAGE TITLE		BOM Configuration	
Apple Inc.		DRAWING NUMBER	1122 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	4 OF 110
		SHEET	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

 Apple Inc.

# BLANK PAGE

PAGE TITLE		DRAWING NUMBER	SHEET
 Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		16.0.0	
		PAGE	5 OF 110
		BRANCH	SHEET




PAGE TITLE		Power Conn / Alias	
DRAWING NUMBER		D	
REVISION		16.0.0	
BRANCH			
PAGE		6 OF 110	
SHEET			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

www.laptop-schematics.com


CPU Heatsink

4mm Plated Holes (998-0850)




DIMM CONNECTOR NUTS

Nuts (805-9582)




MCP Heatsink

EMC Springs (870-1125)




Rear Cover

Standoffs (860-1255)



Backer Plate

Nuts (835-0269)



PAGE TITLE		Holes	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	7 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NC ON UNUSED ALIASES

18	MCP_TV_DAC_RSET	==	NC_MCP_TV_DAC_RSET	MAKE_BASE=TRUE	NO_TEST=TRUE
18	MCP_TV_DAC_VREF	==	NC_MCP_TV_DAC_VREF	MAKE_BASE=TRUE	NO_TEST=TRUE
18	MCP_CLK27M_XTALIN	==	NC_MCP_CLK27M_XTALIN	MAKE_BASE=TRUE	NO_TEST=TRUE
18	MCP_CLK27M_XTALOUT	==	NC_MCP_CLK27M_XTALOUT	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_R_C_PR	==	NC_CRT_IG_R_C_PR	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_G_Y_Y	==	NC_CRT_IG_G_Y_Y	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_B_COMP_PB	==	NC_CRT_IG_B_COMP_PB	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_HSYNC	==	NC_CRT_IG_HSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_VSYNC	==	NC_CRT_IG_VSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_MCP_RGB_HSYNC	==	NC_MCP_RGB_HSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_MCP_RGB_VSYNC	==	NC_MCP_RGB_VSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_AD<31..15>	==	NC_PCI_AD<31..15>	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_IRDY_L	==	NC_PCI_IRDY_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_C_BE_L<1..0>	==	NC_PCI_C_BE_L<1..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_SERR_L	==	NC_PCI_SERR_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_DEVSEL_L	==	NC_PCI_DEVSEL_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_PERR_L	==	NC_PCI_PERR_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_LPC_DRQ0_L	==	NC_LPC_DRQ0_L	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_MCP_BUF_SIO_CLK	==	NC_MCP_BUF_SIO_CLK	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_ENET_INTR_L	==	NC_ENET_INTR_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_ENET_PWRDWN_L	==	NC_ENET_PWRDWN_L	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_MCP_KBDRSTIN_L	==	NC_MCP_KBDRSTIN_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_MCP_GPIO_18	==	NC_MCP_GPIO_18	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_MLB_RAM_SIZE	==	NC_MLB_RAM_SIZE	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_C_BE_L<3>	==	NC_PCI_C_BE_L<3>	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_CLK0	==	NC_PCI_CLK0	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_CLK1	==	NC_PCI_CLK1	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_FRAME_L	==	NC_PCI_FRAME_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_GNT0_L	==	NC_MCP_PCI_GNT0_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_GNT1_L	==	NC_PCI_GNT1_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_INTW_L	==	NC_PCI_INTW_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_INTX_L	==	NC_PCI_INTX_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_INTY_L	==	NC_PCI_INTY_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_INTZ_L	==	NC_PCI_INTZ_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_PAR	==	NC_PCI_PAR	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_RESET1_L	==	NC_PCI_RESET1_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_STOP_L	==	NC_PCI_STOP_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_TRDY_L	==	NC_PCI_TRDY_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE4N	==	NC_PCIE_CLK100M_PE4N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE4P	==	NC_PCIE_CLK100M_PE4P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE5N	==	NC_PCIE_CLK100M_PE5N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE5P	==	NC_PCIE_CLK100M_PE5P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE6P	==	NC_PCIE_CLK100M_PE6P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE6N	==	NC_PCIE_CLK100M_PE6N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_PRSNL_L	==	NC_PCIE_EXCARD_PRSNL_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PE4_CLKREQ_L	==	NC_PE4_CLKREQ_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PE4_PRSNL_L	==	NC_PE4_PRSNL_L	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_SB_A20GATE	==	NC_SB_A20GATE	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_USB_10N	==	NC_USB_10N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_USB_10P	==	NC_USB_10P	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_MINI_N	==	NC_USB_MINI_N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_MINI_P	==	NC_USB_MINI_P	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_EXCARD_N	==	NC_USB_EXCARD_N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_EXCARD_P	==	NC_USB_EXCARD_P	MAKE_BASE=TRUE	NO_TEST=TRUE
21	ODD_PWR_EN_L	==	NC_ODD_PWR_EN_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_CLK100M_EXCARD_P	==	NC_PCIE_CLK100M_EXCARD_P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_CLK100M_EXCARD_N	==	NC_PCIE_CLK100M_EXCARD_N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	EXCARD_CLKREQ_L	==	NC_EXCARD_CLKREQ_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_AD<12..10>	==	NC_PCI_AD<12..10>	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_AD<8>	==	NC_PCI_AD<8>	MAKE_BASE=TRUE	NO_TEST=TRUE

17	TP_PCIE_PE4_R2D_CP	==	NC_PCIE_PE4_R2D_CP	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_PE4_R2D_CN	==	NC_PCIE_PE4_R2D_CN	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_PE4_D2RP	==	NC_PCIE_PE4_D2RP	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_PE4_D2RN	==	NC_PCIE_PE4_D2RN	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_D2R_P	==	NC_PCIE_EXCARD_D2R_P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_D2R_N	==	NC_PCIE_EXCARD_D2R_N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_R2D_C_P	==	NC_PCIE_EXCARD_R2D_C_P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_R2D_C_N	==	NC_PCIE_EXCARD_R2D_C_N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_TPAD_N	==	NC_USB_TPAD_N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_TPAD_P	==	NC_USB_TPAD_P	MAKE_BASE=TRUE	NO_TEST=TRUE

MCP HAS INTERNAL 15K PULL-DOWNS

UNUSED MEMORY SIGNALS

15	TP_MEM_A_CLK2P	==	NC_MEM_A_CLK2P	MAKE_BASE=TRUE	NO_TEST=TRUE
15	TP_MEM_A_CLK2N	==	NC_MEM_A_CLK2N	MAKE_BASE=TRUE	NO_TEST=TRUE
16	TP_MEM_A_CLK5P	==	NC_MEM_A_CLK5P	MAKE_BASE=TRUE	NO_TEST=TRUE
16	TP_MEM_A_CLK5N	==	NC_MEM_A_CLK5N	MAKE_BASE=TRUE	NO_TEST=TRUE
15	TP_MEM_B_CLK2P	==	NC_MEM_B_CLK2P	MAKE_BASE=TRUE	NO_TEST=TRUE
15	TP_MEM_B_CLK2N	==	NC_MEM_B_CLK2N	MAKE_BASE=TRUE	NO_TEST=TRUE
16	TP_MEM_B_CLK5P	==	NC_MEM_B_CLK5P	MAKE_BASE=TRUE	NO_TEST=TRUE
16	TP_MEM_B_CLK5N	==	NC_MEM_B_CLK5N	MAKE_BASE=TRUE	NO_TEST=TRUE

UNUSED GMUX JTAG FROM MCP


17	GMUX_JTAG_TCK_L	==	NC_GMUX_JTAG_TCK_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	GMUX_JTAG_TDO	==	NC_GMUX_JTAG_TDO	MAKE_BASE=TRUE	NO_TEST=TRUE
18	GMUX_JTAG_TDI	==	NC_GMUX_JTAG_TDI	MAKE_BASE=TRUE	NO_TEST=TRUE
18	GMUX_JTAG_TMS	==	NC_GMUX_JTAG_TMS	MAKE_BASE=TRUE	NO_TEST=TRUE

UNUSED SIGNAL ALIAS



Apple Inc.		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	8 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




## SIGNAL ALIAS



## PEG Slot Support




K22/K23 Use one GPIO for both ports 2&3 OC  
 USB PORT 2 AND 3 (C AND D) SHARE OVER-CURRENT WITH PORT 2  
 PREVIOUSLY, PORT 3 HAD IT'S OWN BUT EFI MAPS THAT TO EXPRESSCARD  
 SEE RDAR://6250424






## Platform Reset Connections



### LPC Reset (Unbuffered)




### PCIE Reset (Unbuffered)



### MCP\_CPUVDD\_EN WILL ASSERT AFTER MCP\_PS\_PWRGD IS UP



PAGE TITLE		Signal Aliases	
Apple Inc.		DESIGN NUMBER	1122
		REVISION	D
		BRANCH	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		PAGE	9 OF 110
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






PAGE TITLE		CPU FSB	
Apple Inc.		DRAWING NUMBER	1122 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	10 OF 110
		SHEET	

www.laptop-schematics.com


PAGE TITLE		DESIGN NUMBER	1122
CPU TEST & MISC.		REVISION	D
Apple Inc.		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		PAGE	11 OF 110
		SHEET	

www.laptop-schematics.com






VCC PLL DECOUPLING




FSB VTT DECOUPLING



VCCP CORE DECOUPLING


(SEE VREG PAGE)




PAGE TITLE <b>CPU POWER, GND, DECAPS</b>	
Apple Inc.	
REVISION 16.0.0	DRAWING NUMBER D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED	
PAGE 12 OF 110	SHEET

www.laptop-schematics.com

### MCP79-specific pinout



PAGE TITLE		eXtended Debug Port (XDP)	
Apple Inc.		DRAWING NUMBER	1122
		REVISION	D
		REVISION	16.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	13 OF 110
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

PAGE TITLE		MCP CPU Interface	
CREATING NUMBER		D	
REVISION		16.0.0	
BRANCH			
PAGE		14 OF 110	
SHEET			


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

www.laptop-schematics.com



PAGE TITLE		MCP Memory Interface	
Apple Inc.		DRAWING NUMBER	1122 D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	16.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	15 OF 110
II. NOT TO REPRODUCE OR COPY IT		SHEET	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV. ALL RIGHTS RESERVED			


www.laptop-schematics.com



PAGE TITLE		MCP MEMORY CNTRL & MISC	
DRAWING NUMBER		D	
REVISION		16.0.0	
BRANCH			
PAGE		16 OF 110	
SHEET			


Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).





www.laptop-schematics.com

PAGE TITLE		DRAWING NUMBER	
MCP PCIe Interfaces		D	
Apple Inc.		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	17 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




www.laptop-schematics.com

PAGE TITLE  
**MCP Ethernet & Graphics**

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

CREATING NUMBER: M22  
REVISION: 16.0.0  
BRANCH: D  
PAGE: 18 OF 110  
SHEET



PAGE TITLE		MCP PCI & LPC	
Apple Inc.		DRAWING NUMBER	M122
		REVISION	D
		REVISION	16.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	19 OF 110
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


www.laptop-schematics.com



www.laptop-schematics.com

PAGE TITLE		MCP SATA & USB	
Apple Inc.		DRAWING NUMBER	1122 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	20 OF 110
		SHEET	

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI\_CS0\_L, SPI1 = SPI\_CS1\_L  
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC\_FRAME# high for SPI0 override.  
 NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.  
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF\_SIO\_CLK Frequency

Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0


SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

PAGE TITLE: MCP HDA & MISC

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


DRAWING NUMBER: 1122 D

REVISION: 16.0.0

PAGE: 21 OF 110

SHEET


www.laptop-schematics.com





Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).


PAGE TITLE		MCP Power & Ground	
DRAWING NUMBER		M122	
REVISION		16.0.0	
BRANCH		D	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		22 OF 110	
SHEET			

www.laptop-schematics.com




PAGE TITLE		BLANK PAGE	
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		BRANCH	
		PAGE	23 OF 110
		SHEET	




PAGE TITLE		BLANK PAGE	
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	16.0.0
		PAGE	24 OF 110
		SHEET	






PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11680004	2	RES,0.5%,0402	C2574,C2518	IG

**MCP Standard Decoupling**  
 Apple Inc.  
 REVISION: 16.0.0  
 PAGE: 25 OF 110  
 SHEET: D

**NOTICE OF PROPRIETARY PROPERTY:**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II. NOT TO REPRODUCE OR COPY IT  
 III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV. ALL RIGHTS RESERVED

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

www.laptop-schematics.com





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	1	RES,0.5%,402	C2610		MXM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	1	RES,0.5%,402	C2616		MXM


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	1	RES,0.5%,402	C2641		MXM

PAGE TITLE		MCP Graphics Support	
Apple Inc.		REVISION NUMBER	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PAGE TITLE		BLANK PAGE	
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	27 OF 110
		SHEET	


### RTC Power Sources




### RTC Crystal




### MCP 25MHz Crystal





### Reset Button



### PEG POWER ALIAS/OPTION TO GND UNUSED POWER PIN



### SATA ALIAS/GROUNDING UNUSED DVDD1 AND AVDD1



PAGE TITLE		SB Misc	
DRAWING NUMBER		D	
REVISION		16.0.0	
BRANCH			
PAGE		28 OF 110	
SHEET			

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

Page Notes


Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PP3V3\_S5\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMRGN  
 PRODUCTION

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV


SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.




Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2903	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2905	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2909	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2911	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	PRODUCTION

PAGE TITLE		FSB/DDR3 Vref Margining	
Apple Inc.		CREATING NUMBER	1122
		REVISION	D
		BRANCH	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	29 OF 110
		SHEET	



PAGE TITLE		MEMO	
MEMORY CAPS		DRAWING NUMBER	D
Apple Inc.		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	30 OF 110
		SHEET	



Page Notes

Power aliases required by this page:

- PP1V5\_S3\_MEM\_A
- PP1V5\_S3\_MEM\_A
- PPOV75\_S0\_MEM\_VTT\_A
- PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:

- I2C\_SODIMMA\_SCL - ALL DQ, DQS, DM SIGNALS/ TO FACILITATE BITSTREAMS WITH ALIASES
- I2C\_SODIMMA\_SDA

None options provided by this page: (NONE)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- II. NOT TO REPRODUCE OR COPY IT
- III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV. ALL RIGHTS RESERVED


CREATING NUMBER: 16.0.0

REVISION: 16.0.0

PAGE: 31 OF 110

SHEET: D

www.laptop-schematics.com



**Page Notes**

Power aliases required by this page:  
 - PPIV5\_S0\_MEM\_B  
 - PPIV5\_S3\_MEM\_B  
 - PPOV75\_S0\_MEM\_VTT\_B  
 - PPSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:  
 - I2C\_SODIMM\_SCL - ALL DQ, DQS, DM SIGNALS!  
 - I2C\_SODIMM\_SDA TO FACILITATE BITSTREAMS WITH ALIASES

NCM options provided by this page:  
 (NONE)

**DDR3 SO-DIMM CONNECTOR B**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II. NOT TO REPRODUCE OR COPY IT  
 III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV. ALL RIGHTS RESERVED


CREATING NUMBER: 1122  
 REVISION: 16.0.0  
 PAGE: 32 OF 110  
 SHEET

www.laptop-schematics.com




	8	7	6	5	4	3	2	1
	MCP CHANNEL A DQS 0 -> DIMM A DQS 0		MCP CHANNEL B DQS 0 -> DIMM B DQS 0				DDR3 RESET Support	
	MCP CHANNEL A DQS 1 -> DIMM A DQS 1		MCP CHANNEL B DQS 1 -> DIMM B DQS 1				MCP MEMORY CLOCK ALIASING	
	MCP CHANNEL A DQS 2 -> DIMM A DQS 2		MCP CHANNEL B DQS 2 -> DIMM B DQS 2				MCP MEMORY TEST POINT ALIASING	
	MCP CHANNEL A DQS 3 -> DIMM A DQS 3		MCP CHANNEL B DQS 3 -> DIMM B DQS 3					
	MCP CHANNEL A DQS 4 -> DIMM A DQS 4		MCP CHANNEL B DQS 4 -> DIMM B DQS 4					
	MCP CHANNEL A DQS 5 -> DIMM A DQS 5		MCP CHANNEL B DQS 5 -> DIMM B DQS 5					
	MCP CHANNEL A DQS 6 -> DIMM A DQS 6		MCP CHANNEL B DQS 6 -> DIMM B DQS 6					
	MCP CHANNEL A DQS 7 -> DIMM A DQS 7		MCP CHANNEL B DQS 7 -> DIMM B DQS 7					

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.





PAGE TITLE		DRAWING NUMBER	
DDR3 SUPPORT AND BITSWAPS		D	
Apple Inc.		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		33 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


www.laptop-schematics.com





PAGE TITLE		PCI-E Wireless Connector	
Apple Inc.		CREATING NUMBER	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	16.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	34 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		BLANK PAGE	
 Apple Inc.		DESIGN NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	35 OF 110
		SHEET	



PAGE TITLE		BLANK PAGE	
 Apple Inc.		DESIGN NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 16.0.0	BRANCH
		PAGE 36 OF 110	SHEET



=PP3V3\_ENET\_PHY  
 (43mA typ - 1000base-T)  
 (19mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

=PPIV05\_ENET\_PHY  
 (221mA typ - 1000base-T)  
 ( 7mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3\_ENET\_PHY for internal switcher.  
 Alias to GND for external 1.05V supply.

=PP3V3\_ENET\_PHY\_VDDREG  
 If internal switcher is used, must place 1x 22uF & 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.  
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.


=RTL8211\_REGOUT  
 If internal switcher is used, must place inductor within 5mm of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.  
 If internal switcher is not used, VDDREG and REGOUT can float.

WF: Verify that ENET\_RESET\_L does not assert when WOL is active.  
 If true, RC and 0-ohm resistor should be removed.  
 If false, ENET\_RESET\_L should be removed.


Reserved for EMI  
 per RealTek request.

Configuration Settings:  
 PHYAD = 01 (PHY Address 00001)  
 AN[1:0] = 11 (Full auto-negotiation)  
 RXDLY = 0 (RXCLK transitions with data)  
 TXDLY = 0 (No TXCLK Delay)


PAGE TITLE		Ethernet PHY (RTL8211CL)	
DRAWING NUMBER		1122	
REVISION		D	
REVISION		16.0.0	
BRANCH			
PAGE		37 OF 110	
SHEET			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




1.1V ENET FET



3.3V ENET FET




ENET ALIASES




RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.




PAGE TITLE		Ethernet Support	
Apple Inc.		DRAWING NUMBER	1122
		REVISION	D
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	38 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



CRITICAL  
J3900  
RJ45-10/100TX-K22  
P-ANG-TH

1	ENET MDI T P<0>	1	ENET MDI
2	ENET MDI T N<0>	2	TRAN_P0
3	ENET MDI T P<1>	3	TRAN_N0
4	ENET MDI T P<2>	4	TRAN_P1
5	ENET MDI T N<2>	5	TRAN_P2
6	ENET MDI T N<1>	6	TRAN_N1
7	ENET MDI T P<3>	7	TRAN_P3
8	ENET MDI T N<3>	8	TRAN_N3
9		9	SHIELD
10		10	PINS

514-0654





PLACE ONE CAP PER TCT PIN

NOTE: Check with PHY and Magnetics MFR to determine what to do with center taps.


NOTE: BOB SMITH TERMINATION FOR EMC.

PAGE TITLE		ETHERNET CONNECTOR	
Apple Inc.		DESIGN NUMBER	1122 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		BRANCH	
		PAGE	39 OF 110
		SHEET	



PAGE TITLE		BLANK PAGE	
 Apple Inc.		DESIGN NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 16.0.0	BRANCH
		PAGE 40 OF 110	SHEET





Power Aliases:  
 FW\_FWPHY nets are PHY power, and for multi-port systems must come from bus power. can be S0.  
 FWRSO\_FWXIO nets are OHCI/PCIE power, and can be S0.  
 For single-port systems, all FW power should be tied together and powered by S0 or by the 5K pull-down device detect circuit.

PCIE FW R2D C P C4140  
 PCIE FW R2D C N C4141  
 PCIE FW D2R P C4145  
 PCIE FW D2R N C4146


Single-port:  
 PC[0:2] = '000'  
 Multiple-ports:  
 PC[0:2] = '100'  
 Alias =FWPHY\_PC0 as appropriate

DS2 hard-strapped to 1, page assumes no more than 2 FW800 connectors. Strap DSx high on unused ports.

PAGE TITLE		DRAWING NUMBER	
FireWire LLC/PHY (XIO2213B)		D	
Apple Inc.		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		41 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com


1394 PHY 1.95V SUPPLY



FireWire Aliases For Connectivity




1394 PHY STRAPPING OPTIONS




THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED. NO STUFF MEANS THAT IT IS IN BILINGUAL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE.

iMacs are now one port only and have Power Code \*000\*


Termination  
Place close to FireWire PHY



2ND & 3RD TPA/TPB PAIR UNUSED





PAGE TITLE		FW: 1394B MISC	
Apple Inc.		CREATING NUMBER	1122 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	42 OF 110
		SHEET	




PAGE TITLE		DRAWING NUMBER	
FIREWIRE CONNECTOR		D	
Apple Inc.		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	43 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com




PAGE TITLE		BLANK PAGE	
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		BRANCH	
		PAGE	44 OF 110
		SHEET	


### SATA PORT A0 FOR HDD




### SATA PORT A1 FOR SLIMLINE ODD



### SATA Activity LED




PAGE TITLE		SATA Connectors	
Apple Inc.		DRAWING NUMBER	1122 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	45 OF 110
		SHEET	




EXTERNAL USB CONNECTORS	
Apple Inc.	REVISION: 16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED	
46 OF 110	SHEET

# CAMERA CONNECTOR & FILTER




LAYOUT NOTE:  
PLACE C4700, C4701 & L4700  
NEAR J4700 PINS 4 AND 5 IN THE  
ORDER LISTED, AND NOT ON  
BOTH SIDES OF THE PIN.


# K37L (BLUETOOTH) CONNECTOR




# IR RECEIVER CONNECTOR




# SD Card Reader Board Connector




PAGE TITLE		Internal USB Connections	
Apple Inc.		DRAWING NUMBER	1122 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	47 OF 110
		SHEET	




PAGE TITLE		BLANK PAGE	
 Apple Inc.		DESIGN NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		BRANCH	
		PAGE	48 OF 110
		SHEET	





PAGE TITLE		SMC	
Apple Inc.		DRAWING NUMBER	1122 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	49 OF 110
		SHEET	




PAGE TITLE		SMC Support	
Apple Inc.		DRAWING NUMBER	1122 D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	16.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	50 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


www.laptop-schematics.com

8 7 6 5 4 3 2 1


### LPC+SPI Connector



### Alternate SPI ROM Support




### SPI Bus Series Resistance Option



PAGE TITLE <b>LPC+SPI Debug Connector</b>		DRAWING NUMBER N122
Apple Inc.		REVISION 16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 51 OF 110


8 7 6 5 4 3 2 1

www.laptop-schematics.com



PAGE TITLE		SMBus Connections	
DRAWING NUMBER		1122	
Apple Inc.		D	
REVISION		16.0.0	
BRANCH			
PAGE		52 OF 110	
SHEET			

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



K50 SET FOR APPROX 2V AT 4A ON PWSRC

SCALE	COUNT
2 A/V	.0064453 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

K51 SET FOR APPROX 1.98V AT 5.5A ON PWSRC

SCALE	COUNT
2.778 A/V	.0087518 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0063	1	25 MILLIOHM	R5380	CRITICAL	K22_MXM
107S0111	1	18 MILLIOHM	R5380	CRITICAL	K23_MXM
132S0242	1	CAP, 0.082UF, 402	C5381		MXM
116S0090	1	RES, 10KOHM, 54, 402	C5381		IG


PAGE TITLE  
**CPU/MXM CURRENT AND VOLTAGE SENSE**

Apple Inc.

REVISION: 16.0.0


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

53 OF 110




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10480018	1	RES,2 MILLIOHM,1206	R5400	CRITICAL	MCP_PWR_SENSE
10180414	1	RES,0 OHM,1206,20MILLIOHM MAX	R5400	CRITICAL	PRODUCTION


### 1.5V S0 VOLTAGE SENSE



### MCP CORE CURRENT SENSE




### MCP CORE VOLTAGE SENSE




PAGE TITLE		MCP CURRENT AND VOLTAGE SENSE	
Apple Inc.		DESIGN NUMBER	1122
		REVISION	D
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	54 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


# REMOTE THERMAL SENSORS HEATSINKS, AMBIENT, PANEL AND ODD




# MCP & CPU T-Diode Thermal Sensor




# CPU PECCI DTS OPTIONS




# REMOTE THERMAL SENSORS (HEATSINKS AND ODD)



# HDD OUT OF BAND TEMPERATURE SENSING LEVEL SHIFTING




PAGE TITLE		Thermal Sensors	
Apple Inc.		CREATING NUMBER	1122
		REVISION	D
		BRANCH	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	55 OF 110
		SHEET	




PAGE TITLE		HD AND OD FAN	
Apple Inc.		DRAWING NUMBER	1122 D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	16.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	56 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








PAGE TITLE		CPU FAN	
DRAWING NUMBER		REV D	
REVISION		16.0.0	
BRANCH			
PAGE		57 OF 110	
SHEET			

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED





PAGE TITLE		BLANK PAGE	
 Apple Inc.		DRAWING NUMBER D	SHEET D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 16.0.0	BRANCH
		PAGE 58 OF 110	SHEET



PAGE TITLE		BLANK PAGE	
 Apple Inc.		DESIGN NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	59 OF 110
		SHEET	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

PAGE TITLE		BLANK PAGE	
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		BRANCH	
		PAGE	60 OF 110
		SHEET	




MCP79 SPI Frequency Select


Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: MCP79 only issues 'READ' (0x03) commands not 'READ\_FAST' (0x0B). Limits SPI bus frequency and part selection.  
SST25VF016B max speed for READ command is 25MHz.


PAGE TITLE		SPI ROM	
Apple Inc.		DRAWING NUMBER	1122
		REVISION	D
		REVISION	16.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	61 OF 110
		SHEET	



1ST ORDER DAC FILTER PLACEHOLDER



CODEC Nom SE RIN = 20K OHMS  
 FC = 5 HZ Max  
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS  
 NET RIN = 18K OHMS




PAGE TITLE		AUDIO: FILTER/BUFFER	
Apple Inc.		DESIGN NUMBER	1122
		REVISION	D
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	63 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# TWEETER SPEAKER AMPLIFIER

MAX9736B APN:353S2042

GAIN = -4.8(20K/17.4K)      TURN ON TIME: 110MS  
 CODEC OUT = 1.335VRMS      TURN ON DELAY: 150MS  
 AMP VOUT = 7.355VRMS      RIN = 17.4 OHMS  
    FC = 19.5 HZ  
 POUT = 6.76 W INTO 8 OHMS @ 1% THD+N



PAGE TITLE		AUDIO: Tweeter Amp 1	
Apple Inc.		CREATING NUMBER	1122
		REVISION	D
		REVISION	16.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	64 OF 110
		SHEET	


www.laptop-schematics.com



# WOOFER SPEAKER AMPLIFIER


## MAX9736B APN: 353S2042

GAIN = -4.8(20K/17.4K)      TURN ON TIME: 110MS  
 CODEC OUT = 1.335VRMS      TURN ON DELAY: 150MS  
 AMP VOUT = 7.355VRMS      RIN = 17.4 OHMS  
 POUT = 6.76 W INTO 8 OHMS @ 1% THD+N      FC = 19.5 HZ



PAGE TITLE	
<b>AUDIO: Woofer Amp</b>	
Apple Inc.	DRAWING NUMBER <b>D</b>
REVISION <b>16.0.0</b>	
BRANCH	
PAGE <b>65 OF 110</b>	
SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	


www.laptop-schematics.com




www.laptop-schematics.com

PAGE TITLE		DRAWING NUMBER	
Audio: MLB to I/O Conn.		D	
Apple Inc.		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		66 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


### Internal Microphone Impedance Matching




### Place Across Ground Split



### Audio Ground Returns




### IPHS HS Detect Debounce CKT




### Digital Out

### Headphone Out

### LI Insert Detect



### DP Audio Enable




PAGE TITLE		AUDIO: Detects/Grounding	
Apple Inc.		CREATING NUMBER	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	67 OF 110
		SHEET	



FUNCTION	PIN	CONVERTER	VOLUME	ENABLE/ CNTRL TYPE	DETECT/ INTERRUPT
PRIMARY	0X0B	0X04	0X04	GPIO 3	N/A
SECONDARY	0X0A	0X03	0X03	GPIO 3	N/A
HEADPHONES	0X09	0X02	0X02	N/A	0X09 (A)
LINE INPUT	0X0C	0X05	0X05	N/A	LINE IN
BUILT-IN MICROPHONE	0X0D(13,B,RIGHT)	0X06	0X06	MICBIAS 80%	N/A
HEADSET MICROPHONE	0X0D (13,V22,B,LEFT)	0X06	0X06	MIKEY	MIKEY
SPDIF OUT	0X10	0X08	N/A	N/A	0X0C (B)
SPDIF IN	0X0F	0X07	N/A	N/A	N/A
MIKEY	N/A	N/A	N/A	MCP GPIO_38	MCP GPIO_5

## MIKEY RECEIVER CKT






WRITE: 0X72 READ: 0X73 APN 353S2256




FLP = 8.82 KHZ  
FHP = 80 HZ



PAGE TITLE		AUDIO: Mikey	
DRAWING NUMBER		1122	
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	16.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	68 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	off	1	1	0	1	0
Soft-Off (S5/M-Off)	off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0



PAGE TITLE  
**POWER SEQUENCING BLOCK DIAGRAM**


Apple Inc.

REVISION: 16.0.0




NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

69 OF 110 SHEET

Power Control Signals  
3.3V, 5V S3 enable



State	SMC_PM_G2_ENABLE (PORTABLES)	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



Part	I	Rds(on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
PDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V


PGOOD and Power Sequencing

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II. NOT TO REPRODUCE OR COPY IT  
 III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV. ALL RIGHTS RESERVED


REVISION: 16.0.0  
 PAGE: 70 OF 110  
 SHEET

www.laptop-schematics.com



CPU CORE  
K22 65W  
75A PEAK  
70A AVE


PAGE TITLE		VREG: PPVCORE_S0_CPU	
CREATING NUMBER		1122	
Apple Inc.		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		71 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PAGE TITLE		VREG: PPVCORE_S0_CPU	
Apple Inc.		CREATING NUMBER	1122
		REVISION	D
		BRANCH	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		PAGE	72 OF 110
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV. ALL RIGHTS RESERVED			



# 5V S3 REGULATOR




STATE	PM_SLP3_BUF1_L	5VREG_PS_L	LTCMODE	Mode
S0	1	0	1	CONT MODE
S3	0	1	0	BURST MODE



PAGE TITLE		5V_S3 REGULATOR	
Apple Inc.		DESIGN NUMBER	1122
NOTICE OF PROPRIETARY PROPERTY:		REVISION	16.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
IV ALL RIGHTS RESERVED			

MCP CORE



PARTS	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S2497	1	INTERSIL ISL9563A	U7401	CRITICAL	MCP_ISL9563A
353S2303	1	INTERSIL ISL6263D	U7401	CRITICAL	MCP_ISL6263D

1.1V DEFAULT, OTHER VALUES TBD

VID<2:0>	Voltage
000	+1.100V

PAGE TITLE

### MCP CORE REGULATOR


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II. NOT TO REPRODUCE OR COPY IT  
 III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV. ALL RIGHTS RESERVED

REVISION: 16.0.0  
 SHEET: 74 OF 110

# 1.5 V DDR SUPPLY

PPDDR\_S3\_REG  
 VOUT = 1.5V  
 PEAK = 14.75A  
 AVG = 8.33A



STATE	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON
S3	LO	HI	ON	ON	OFF
S5	LO	LO	OFF	OFF	OFF


$V_{out} = 0.75V * (1 + R_a / R_b)$

PAGE TITLE		1.5V DDR SUPPLY	
Apple Inc.		DESIGN NUMBER	1122 D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	16.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	75 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

FSB VTT AND 3.3V S5 RAILS

INPUT POWER OF 12V\_S5

INPUT POWER OF 12V\_S0




Vout = 1.212V for Wolfdale  
6.7A MAX OUTPUT  
(R7614 LIMIT)  
f = 200 kHz


$$V_{out} = 0.7V * (1 + R_a / R_b)$$


EN\_LDO TIED TO 12V\_S5 TO EN\_LDO FIRST & REGULATOR INTERNAL LOGIC GETS POWER  
EN2 (3V3\_S5) IS TIED TO VCC, TIED INTERNALLY TO PVCC  
TIED EXTERNALLY TO LDO\_OUT, SO REGULATOR IS ENABLED  
AS SOON AS LDO OUTPUT IS GOOD

EN1 (PPVTT\_S0) CONTROLLED SEPARATELY

PAGE TITLE <b>FSB VTT/3.3V S5 SUPPLIES</b>		CREATING NUMBER M122 D
Apple Inc.		REVISION 16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE <b>76 OF 110</b> SHEET




PAGE TITLE		BLANK PAGE	
 Apple Inc.	DRAWING NUMBER	SIZE	
	REVISION	D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	16.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	77 OF 110
		SHEET	




**MCP79 DDRVTT FET**

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM\_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM\_VTT\_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.





PAGE TITLE		S3 & S0 FETs	
DRAWING NUMBER		1122 D	
REVISION		16.0.0	
BRANCH			
PAGE		78 OF 110	
SHEET			

**NOTICE OF PROPRIETARY PROPERTY:**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED





PAGE TITLE		1V1 S5 POWER SUPPLY	
Apple Inc.		DESIGN NUMBER	1122
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	79 OF 110
		SHEET	





PAGE TITLE		BLANK PAGE	
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	16.0.0
		PAGE	80 OF 110
		SHEET	







PAGE TITLE		BLANK PAGE	
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	16.0.0
		PAGE	81 OF 110
		SHEET	



PAGE TITLE		BLANK PAGE	
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	16.0.0
		PAGE	82 OF 110
		SHEET	





PAGE TITLE		BLANK PAGE	
 Apple Inc.		DRAWING NUMBER D	REVISION 16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 83 OF 110
		SHEET	SHEET

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP5V\_S0\_MXM  
 - =PPV\_S0\_MXM\_PWRSRC

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - MXM



PAGE TITLE <b>MXM PCIe, DP &amp; Power</b>	
Apple Inc.	REVISION <b>16.0.0</b>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
84 OF 110	D




# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM

Signal aliases required by this page:  
 - =SMB\_MXM\_THRM\_DATA - =PM\_MXM\_PGOOD\_PULLUP  
 - =SMB\_MXM\_THRM\_CLK

BOM options provided by this page:

## PULLUPS & PULLEDOWNS AT MXM CONNECTOR




=PM\_MXM\_PGOOD\_PULLUP 70  
 SYSTEM INTEGRATOR MUST ALIAS THIS EITHER TO A VOLTAGE RAIL,  
 OR ANOTHER OPEN-DRAIN PGOOD SIGNAL DEPENDING ON DESIRED BEHAVIOR



## MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J7800



PAGE TITLE <b>MXM I/O</b>		DRAWING NUMBER M122 <b>D</b>
Apple Inc.		REVISION <b>16.0.0</b>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH
		PAGE <b>85 OF 110</b>
		SHEET

# MXM TX CAPS

101 9	PEG_R2D_C_N<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<15>	101 84
101 9	PEG_R2D_C_P<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<15>	101 84
101 9	PEG_R2D_C_P<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<14>	101 84
101 9	PEG_R2D_C_N<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<14>	101 84
101 9	PEG_R2D_C_N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<13>	101 84
101 9	PEG_R2D_C_P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<13>	101 84
101 9	PEG_R2D_C_N<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<12>	101 84
101 9	PEG_R2D_C_P<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<12>	101 84
101 9	PEG_R2D_C_N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<11>	101 84
101 9	PEG_R2D_C_P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<11>	101 84
101 9	PEG_R2D_C_N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<10>	101 84
101 9	PEG_R2D_C_P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<10>	101 84
101 9	PEG_R2D_C_N<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<9>	101 84
101 9	PEG_R2D_C_P<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<9>	101 84
101 9	PEG_R2D_C_N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<8>	101 84
101 9	PEG_R2D_C_P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<8>	101 84
101 9	PEG_R2D_C_N<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<7>	101 84
101 9	PEG_R2D_C_P<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<7>	101 84
101 9	PEG_R2D_C_N<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<6>	101 84
101 9	PEG_R2D_C_P<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<6>	101 84
101 9	PEG_R2D_C_N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<5>	101 84
101 9	PEG_R2D_C_P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<5>	101 84
101 9	PEG_R2D_C_P<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<4>	101 84
101 9	PEG_R2D_C_N<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<4>	101 84
101 9	PEG_R2D_C_N<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<3>	101 84
101 9	PEG_R2D_C_P<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<3>	101 84
101 9	PEG_R2D_C_N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<2>	101 84
101 9	PEG_R2D_C_P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<2>	101 84
101 9	PEG_R2D_C_N<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<1>	101 84
101 9	PEG_R2D_C_P<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<1>	101 84
101 9	PEG_R2D_C_N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<0>	101 84
101 9	PEG_R2D_C_P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<0>	101 84

# MXM RX CAPS

101 84	MXM_PCIE_D2R_P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<0>	101 9
101 84	MXM_PCIE_D2R_N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<0>	101 9
101 84	MXM_PCIE_D2R_P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<1>	101 9
101 84	MXM_PCIE_D2R_N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<1>	101 9
101 84	MXM_PCIE_D2R_P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<2>	101 9
101 84	MXM_PCIE_D2R_N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<2>	101 9
101 84	MXM_PCIE_D2R_P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<3>	101 9
101 84	MXM_PCIE_D2R_N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<3>	101 9
101 84	MXM_PCIE_D2R_P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<4>	101 9
101 84	MXM_PCIE_D2R_N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<4>	101 9
101 84	MXM_PCIE_D2R_P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<5>	101 9
101 84	MXM_PCIE_D2R_N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<5>	101 9
101 84	MXM_PCIE_D2R_P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<6>	101 9
101 84	MXM_PCIE_D2R_N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<6>	101 9
101 84	MXM_PCIE_D2R_P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<7>	101 9
101 84	MXM_PCIE_D2R_N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<7>	101 9
101 84	MXM_PCIE_D2R_P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<8>	101 9
101 84	MXM_PCIE_D2R_N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<8>	101 9
101 84	MXM_PCIE_D2R_P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<9>	101 9
101 84	MXM_PCIE_D2R_N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<9>	101 9
101 84	MXM_PCIE_D2R_P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<10>	101 9
101 84	MXM_PCIE_D2R_N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<10>	101 9
101 84	MXM_PCIE_D2R_P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<11>	101 9
101 84	MXM_PCIE_D2R_N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<11>	101 9
101 84	MXM_PCIE_D2R_P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<12>	101 9
101 84	MXM_PCIE_D2R_N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<12>	101 9
101 84	MXM_PCIE_D2R_P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<13>	101 9
101 84	MXM_PCIE_D2R_N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<13>	101 9
101 84	MXM_PCIE_D2R_P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<14>	101 9
101 84	MXM_PCIE_D2R_N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<14>	101 9
101 84	MXM_PCIE_D2R_P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<15>	101 9
101 84	MXM_PCIE_D2R_N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<15>	101 9

PAGE TITLE		MXM PCIE CAPS	
	Apple Inc.	DRAWING NUMBER	1122 D
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	86 OF 110
		SHEET	

## Page Notes

Power aliases required by this page:  
- =PP3V3\_S0\_DP

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

## MCP Connections

84	CLK 100M MXM P	==	GPU CLK100M_PCIE P	9 101
			MAKE_BASE=TRUE	
84	CLK 100M MXM N	==	GPU CLK100M_PCIE N	9 101
			MAKE_BASE=TRUE	
84	MXM RESET L	==	PEG RESET L	9
			MAKE_BASE=TRUE	

## Unused LVDS Interfaces

18	LVDS IG A CLK P	==	NC LVDS IG A CLK P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG A CLK N	==	NC LVDS IG A CLK N	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG A DATA P<0>	==	NC LVDS IG A DATA P<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG A DATA N<0>	==	NC LVDS IG A DATA N<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG A DATA P<1>	==	NC LVDS IG A DATA P<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG A DATA N<1>	==	NC LVDS IG A DATA N<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG A DATA P<2>	==	NC LVDS IG A DATA P<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG A DATA N<2>	==	NC LVDS IG A DATA N<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG A DATA P<3>	==	NC LVDS IG A DATA P<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG A DATA N<3>	==	NC LVDS IG A DATA N<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG B CLK P	==	NC LVDS IG B CLK P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG B CLK N	==	NC LVDS IG B CLK N	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG B DATA P<0>	==	NC LVDS IG B DATA P<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG B DATA N<0>	==	NC LVDS IG B DATA N<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG B DATA P<1>	==	NC LVDS IG B DATA P<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG B DATA N<1>	==	NC LVDS IG B DATA N<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG B DATA P<2>	==	NC LVDS IG B DATA P<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG B DATA N<2>	==	NC LVDS IG B DATA N<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG B DATA P<3>	==	NC LVDS IG B DATA P<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG B DATA N<3>	==	NC LVDS IG B DATA N<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG DDC CLK	==	NC LVDS IG DDC CLK	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG DDC DATA	==	NC LVDS IG DDC DATA	NO_TEST=TRUE
			MAKE_BASE=TRUE	

## Unused MXM Interfaces


85	MXM LVDS A CLK N	==	NC MXM LVDS A CLK N	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS A CLK P	==	NC MXM LVDS A CLK P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS A DATA N<0>	==	NC MXM LVDS A DATA N<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS A DATA P<0>	==	NC MXM LVDS A DATA P<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS A DATA N<1>	==	NC MXM LVDS A DATA N<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS A DATA P<1>	==	NC MXM LVDS A DATA P<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS A DATA N<2>	==	NC MXM LVDS A DATA N<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS A DATA P<2>	==	NC MXM LVDS A DATA P<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS A DATA N<3>	==	NC MXM LVDS A DATA N<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS A DATA P<3>	==	NC MXM LVDS A DATA P<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS B CLK N	==	NC MXM LVDS B CLK N	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS B CLK P	==	NC MXM LVDS B CLK P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS B DATA N<0>	==	NC MXM LVDS B DATA N<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS B DATA P<0>	==	NC MXM LVDS B DATA P<0>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS B DATA N<1>	==	NC MXM LVDS B DATA N<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS B DATA P<1>	==	NC MXM LVDS B DATA P<1>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS B DATA N<2>	==	NC MXM LVDS B DATA N<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS B DATA P<2>	==	NC MXM LVDS B DATA P<2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS B DATA N<3>	==	NC MXM LVDS B DATA N<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
85	MXM LVDS B DATA P<3>	==	NC MXM LVDS B DATA P<3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	

## Unused MXM DP Interfaces


84	MXM DP B MI P<0..3>	==	NC MXM DP B MI P<0..3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
84	MXM DP B MI N<0..3>	==	NC MXM DP B MI N<0..3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
84	MXM DP B AUX P	==	NC MXM DP B AUX P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
84	MXM DP B AUX N	==	NC MXM DP B AUX N	NO_TEST=TRUE
			MAKE_BASE=TRUE	
84	MXM DP B HPD	==	NC MXM DP B HPD	NO_TEST=TRUE
			MAKE_BASE=TRUE	
84	MXM DP D MI P<0..3>	==	NC MXM DP D MI P<0..3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
84	MXM DP D MI N<0..3>	==	NC MXM DP D MI N<0..3>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
84	MXM DP D AUX P	==	NC MXM DP D AUX P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
84	MXM DP D AUX N	==	NC MXM DP D AUX N	NO_TEST=TRUE
			MAKE_BASE=TRUE	
84	MXM DP D HPD	==	NC MXM DP D HPD	NO_TEST=TRUE
			MAKE_BASE=TRUE	


## Unused MCP Interfaces

18	LVDS IG BKL ON	==	NC LVDS IG BKL ON	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG BKL PWM	==	NC LVDS IG BKL PWM	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	LVDS IG PANEL PWR	==	NC LVDS IG PANEL PWR	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	MCP HDMI TXD P<0..2>	==	NC MCP HDMI TXD P<0..2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	MCP HDMI TXD N<0..2>	==	NC MCP HDMI TXD N<0..2>	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	MCP HDMI TXC P	==	NC MCP HDMI TXC P	NO_TEST=TRUE
			MAKE_BASE=TRUE	
18	MCP HDMI TXC N	==	NC MCP HDMI TXC N	NO_TEST=TRUE
			MAKE_BASE=TRUE	





PAGE TITLE <b>Display: Aliases</b>	
	DRAWING NUMBER D
REVISION <b>16.0.0</b>	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE <b>87 OF 110</b>	SHEET



PAGE TITLE		BLANK PAGE	
 Apple Inc.		DESIGN NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 16.0.0	BRANCH
		PAGE 88 OF 110	SHEET





PAGE TITLE		BLANK PAGE	
 Apple Inc.		DESIGN NUMBER	SIZE
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	89 OF 110
		SHEET	


# Page Notes

Power aliases required by this page:  
 - =PP12V\_S0\_LCD  
 - =PP3V3\_S0\_VIDEO

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 IG, MXM, MLB\_PNL\_PWR, LCD\_PNL\_PWR


## INTERNAL DP INTERFACE



PAGE TITLE		Display: Int DP Connector	
Apple Inc.		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	90 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880752	1	IC,PS8325,DP MUX,EQ	U9100	CRITICAL	




### DisplayPort Equalizer & MUX 2

Note: INT\_PD = Internal Pulldown on this pin of >=100 kohms


Pulls for AUX\_CH from DisplayPort Mux #2



From external input via MUX 1





### DisplayPort Mux 1 - at External Connector





AC caps for EQ AUX interception


PAGE TITLE		Display: BiDiVi Muxes	
Apple Inc.		CREATING NUMBER	1122
NOTICE OF PROPRIETARY PROPERTY:		REVISION	16.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	91 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		BLANK PAGE	
 Apple Inc.		DESIGN NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 16.0.0	BRANCH
		PAGE 92 OF 110	SHEET




PAGE TITLE		BLANK PAGE	
 Apple Inc.		DRAWING NUMBER D	SHEET D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 16.0.0	BRANCH
		PAGE 93 OF 110	SHEET




PAGE TITLE		Display: Ext DP Connector	
Apple Inc.		DRAWING NUMBER	1122
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	94 OF 110
		SHEET	

### Hot Plug Detect Support

Buffer for 5V tolerance




### PANEL/BACKLIGHT CONTROL MUX




### DisplayPort AUDIO MUX

PLACE NEAR U6201




### BiDiVi MUX Enable




\*Some inputs listed below come up as outputs driven low under the SMC flasher Series R should prevent any issues on the inputs Outputs are OK as low by default


### SMC Signals for BiDiVi




### External AUX Channel and HPD Buffers & filters




### AUX Bias Enable





<b>Display: BiDiVi Support</b> Apple Inc.		DRAWING NUMBER 1122 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		REVISION 16.0.0 BRANCH PAGE 95 OF 110 SHEET





PAGE TITLE		BLANK PAGE	
 Apple Inc.	DESIGN NUMBER	REV D	
	REVISION	16.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		96 OF 110	
SHEET			





PAGE TITLE		BLANK PAGE	
 Apple Inc.		DESIGN NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 16.0.0	BRANCH
		PAGE 97 OF 110	SHEET



PAGE TITLE		BLANK PAGE	
 Apple Inc.		DESIGN NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		BRANCH	
		PAGE	99 OF 110
		SHEET	

### FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
FSB_DSTR_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTR	*	=3x_DIELECTRIC	?	FSB_DSTR	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTR	*	=2x_DIELECTRIC	?	FSB_ADSTR	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 2x/1x/Async FSB signals with impedance requirements are 50-ohm single-ended.  
 All 4x FSB signals with impedance requirements are 42-ohm single-ended.

FSB 4x signals / groups shown in signal table on right.  
 Signals within each 4x group should be matched within 5 ps of strobe.  
 DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 90 ps. (Tighter than MCP79)  
 Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.  
 DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2x signals / groups shown in signal table on right.  
 Signals within each 2x group should be matched within 20 ps. ADTSTB#s should be matched +/- 300 ps.  
 Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADTSTB#.

FSB 1x signals shown in signal table on right.  
 Signals within each 1x group should be matched to CPU clock, +0/-1000 mils.  
 Design Guide recommends each strobe/signal group is routed on the same layer.  
 Intel Design Guide recommends FSB signals be routed only on internal layers.  
 NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2  
 SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

### CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.175 MM	0.175 MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_SMIL	*	0.2 MM	?				
CPU_COMP	*	0.6 MM	?				
CPU_GTLREF	*	0.6 MM	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	0.6 MM	?				

SR DG recommends at least 25 mils, >50 mils preferred

MOST CPU SIGNALS WITH IMPEDANCE REQUIREMENTS ARE 50-OHM SINGLE-ENDED.  
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2  
 SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

### MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.4

### FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5

### CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	PHYSICAL	SPACING			
Group 0	FSB_42S	FSB_DATA	FSB D L<15..0>	10 14	
	FSB_42S	FSB_DATA	FSB DINV L<0>	10 14	
	FSB_DSTR_42S	FSB_DSTR	FSB DSTB L P<0>	10 14	
	FSB_DSTR_42S	FSB_DSTR	FSB DSTB L N<0>	10 14	
	Group 1	FSB_42S	FSB_DATA	FSB D L<31..16>	10 14
		FSB_42S	FSB_DATA	FSB DINV L<1>	10 14
		FSB_DSTR_42S	FSB_DSTR	FSB DSTB L P<1>	10 14
		FSB_DSTR_42S	FSB_DSTR	FSB DSTB L N<1>	10 14
	Group 2	FSB_42S	FSB_DATA	FSB D L<47..32>	10 14
		FSB_42S	FSB_DATA	FSB DINV L<2>	10 14
		FSB_DSTR_42S	FSB_DSTR	FSB DSTB L P<2>	10 14
		FSB_DSTR_42S	FSB_DSTR	FSB DSTB L N<2>	10 14
Group 3	FSB_42S	FSB_DATA	FSB D L<63..48>	10 14	
	FSB_42S	FSB_DATA	FSB DINV L<3>	10 14	
	FSB_DSTR_42S	FSB_DSTR	FSB DSTB L P<3>	10 14	
	FSB_DSTR_42S	FSB_DSTR	FSB DSTB L N<3>	10 14	
Group 0	FSB_50S	FSB_ADDR	FSB A L<16..3>	10 14	
	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	10 14	
	FSB_50S	FSB_ADSTR	FSB ADSTR L<0>	10 14	
Group 1	FSB_50S	FSB_ADDR	FSB A L<35..17>	10 14	
	FSB_50S	FSB_ADSTR	FSB ADSTR L<1>	10 14	
FSB_50S	FSB_1X	FSB ADS L	10 14		
FSB_50S	FSB_1X	FSB BRE00 L	10 14		
FSB_50S	FSB_1X	FSB BRE01 L	14		
FSB_50S	FSB_1X	FSB BNR L	10 14		
FSB_50S	FSB_1X	FSB BPRI L	14 10		
FSB_50S	FSB_1X	FSB DBSY L	10 14		
FSB_50S	FSB_1X	FSB DEFER L	14 10		
FSB_50S	FSB_1X	FSB DRDY L	10 14		
FSB_50S	FSB_1X	FSB HIT L	10 14		
FSB_50S	FSB_1X	FSB HITM L	10 14		
FSB_50S	FSB_1X	FSB LOCK L	10 14		
FSB_50S	FSB_1X	FSB CPURST L	14 10 13		
FSB_50S	FSB_1X	FSB RS L<2..0>	14 10		
FSB_50S	FSB_1X	FSB TRDY L	14 10		
CPU_50S	CPU_ADDR	CPU A20M L	14 10		
CPU_50S	CPU_ADDR	CPU BSEL<2..0>	14 10		
CPU_50S	CPU_BM1L	CPU FBERR L	14 10		
CPU_50S	CPU_ADDR	CPU IGNNE L	14 10		
CPU_50S	CPU_ADDR	CPU INIT L	14 10		
CPU_50S	CPU_ADDR	CPU INTR	14 10		
CPU_50S	CPU_ADDR	CPU NMI	14 10		
CPU_50S	CPU_ADDR	CPU PROCHOT L	11 14 50		
CPU_50S	CPU_ADDR	CPU PWRGD	14 11 13		
CPU_50S	CPU_ADDR	CPU SMI L	14 10		
CPU_50S	CPU_ADDR	CPU STRCLK L	14 10		
CPU_50S	CPU_SMI1	PM THRMTRIP L	11 50 14		
CPU_50S	CPU_ADDR	FSB CPUSLP L	11 14		
CPU_50S	CPU_ADDR	CPU DPUSLP L	11 14		
CPU_50S	CPU_ADDR	CPU DPRESTP L	11 14		
MCP_50S	MCP_FSB_COMP	MCP_BCLK_VML_COMP_VDD	14		
MCP_50S	MCP_FSB_COMP	MCP_BCLK_VML_COMP_GND	14		
MCP_50S	MCP_FSB_COMP	MCP_CPU_COMP_VCC	14		
MCP_50S	MCP_FSB_COMP	MCP_CPU_COMP_GND	14		
CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	14 10		
CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	14 10		
CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	14 13		
CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	14 13		
CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	14		
CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	14		
CPU_50S	CPU_ADDR	CPU FBERR L	10		
CPU_50S	CPU_GTLREF	CPU GTLREF0	11 29 10		
CPU_50S	CPU_GTLREF	CPU GTLREF1	11 29 10		
CPU_27P4S	CPU_COMP	CPU_COMP<8>	11		
CPU_27P4S	CPU_COMP	CPU_COMP<3>	11		
CPU_27P4S	CPU_COMP	CPU_COMP<2>	11		
CPU_27P4S	CPU_COMP	CPU_COMP<1>	11		
CPU_27P4S	CPU_COMP	CPU_COMP<0>	11		
CPU_50S	CPU_ITP	CPU XDP TDI	13 11		
CPU_50S	CPU_ITP	CPU XDP TDO	13 11		
CPU_50S	CPU_ITP	CPU XDP TMS	13 11		
CPU_50S	CPU_ITP	CPU XDP TCK	13 11		
CPU_50S	CPU_ITP	CPU XDP TRST L	13 11		
CPU_50S	CPU_ITP	CPU XDP BPM L<5..0>	13 11		
CPU_50S	CPU_ITP	CPU XDP BPMB<3..0>	13 11		
CPU_50S	CPU_ITP	XDP CPURST L	13		
CPU_50S	CPU_BM1L	CPU VID<7..0>	12 71		
CPU_27P4S	CPU_VCCSENSE	CPU VCC_PKG_SENSE_P	12 71		
CPU_27P4S	CPU_VCCSENSE	CPU VCC_PKG_SENSE_N	12 71		
CPU_27P4S	CPU_VCCSENSE	VR_CPU_VSNS_E_P	71		
CPU_27P4S	CPU_VCCSENSE	VR_CPU_VSNS_E_N	71		

PAGE TITLE		CPU/FSB Constraints	
Apple Inc.		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BUSINESS NUMBER	1122 D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BUSINESS BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	100 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	=3:1_SPACING	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM	MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM	MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM	MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM	MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM	MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM	MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL	MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM	MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM	MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM	MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM	MEM_DATA	*	*	MEM_20THER
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM	MEM_DATA	*	*	MEM_20THER
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM	MEM_DATA	*	*	MEM_20THER
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM	MEM_DATA	*	*	MEM_20THER
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM	MEM_DQS	*	*	MEM_20THER

Need to support MEM\*-style wildcards!

### DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.  
 All DQS pairs should be matched within 100 ps of clocks.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.  
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

### DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps  
 No DQS to clock matching requirement.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.  
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3  
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

### MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	0.175 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3.4

### Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	MEM_70n_VDD	MEM_CLK	MEM A CLK P<1..0> 15 33
	MEM_70n_VDD	MEM_CLK	MEM A CLK N<1..0> 15 33
	MEM_70n_VDD	MEM_CLK	MEM A CLK P<4..3> 16 33
	MEM_70n_VDD	MEM_CLK	MEM A CLK N<4..3> 16 33
	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0> 15 16 31
	MEM_40S_VDD	MEM_CTRL	MEM A CS I<3..0> 15 16 31
	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0> 15 16 31
	MEM_40S_VDD	MEM_CMD	MEM A A<14..0> 15 31
	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0> 15 31
	MEM_40S_VDD	MEM_CMD	MEM A RAS L 15 31
	MEM_40S_VDD	MEM_CMD	MEM A CAS L 15 31
	MEM_40S_VDD	MEM_CMD	MEM A WE L 15 31
	MEM_40S	MEM_DATA	MEM A DQ<7..0> 15 33
	MEM_40S	MEM_DATA	MEM A DM<0> 15 33
	MEM_40S	MEM_DATA	MEM A DQ<15..8> 15 33
	MEM_40S	MEM_DATA	MEM A DM<1> 15 33
	MEM_40S	MEM_DATA	MEM A DQ<23..16> 15 33
	MEM_40S	MEM_DATA	MEM A DM<2> 15 33
	MEM_40S	MEM_DATA	MEM A DQ<31..24> 15 33
	MEM_40S	MEM_DATA	MEM A DM<3> 15 33
	MEM_40S	MEM_DATA	MEM A DQ<39..32> 15 33
	MEM_40S	MEM_DATA	MEM A DM<4> 15 33
	MEM_40S	MEM_DATA	MEM A DQ<47..40> 15 33
	MEM_40S	MEM_DATA	MEM A DM<5> 15 33
	MEM_40S	MEM_DATA	MEM A DQ<55..48> 15 33
	MEM_40S	MEM_DATA	MEM A DM<6> 15 33
	MEM_40S	MEM_DATA	MEM A DQ<63..56> 15 33
	MEM_40S	MEM_DATA	MEM A DM<7> 15 33
	MEM_70n	MEM_DQS	MEM A DQS P<0> 15 33
	MEM_70n	MEM_DQS	MEM A DQS N<0> 15 33
	MEM_70n	MEM_DQS	MEM A DQS P<1> 15 33
	MEM_70n	MEM_DQS	MEM A DQS N<1> 15 33
	MEM_70n	MEM_DQS	MEM A DQS P<2> 15 33
	MEM_70n	MEM_DQS	MEM A DQS N<2> 15 33
	MEM_70n	MEM_DQS	MEM A DQS P<3> 15 33
	MEM_70n	MEM_DQS	MEM A DQS N<3> 15 33
	MEM_70n	MEM_DQS	MEM A DQS P<4> 15 33
	MEM_70n	MEM_DQS	MEM A DQS N<4> 15 33
	MEM_70n	MEM_DQS	MEM A DQS P<5> 15 33
	MEM_70n	MEM_DQS	MEM A DQS N<5> 15 33
	MEM_70n	MEM_DQS	MEM A DQS P<6> 15 33
	MEM_70n	MEM_DQS	MEM A DQS N<6> 15 33
	MEM_70n	MEM_DQS	MEM A DQS P<7> 15 33
	MEM_70n	MEM_DQS	MEM A DQS N<7> 15 33
	MEM_70n_VDD	MEM_CLK	MEM B CLK P<1..0> 15 33
	MEM_70n_VDD	MEM_CLK	MEM B CLK N<1..0> 15 33
	MEM_70n_VDD	MEM_CLK	MEM B CLK P<4..3> 16 33
	MEM_70n_VDD	MEM_CLK	MEM B CLK N<4..3> 16 33
	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0> 15 16 32
	MEM_40S_VDD	MEM_CTRL	MEM B CS I<3..0> 15 16 32
	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0> 15 16 32
	MEM_40S_VDD	MEM_CMD	MEM B A<14..0> 15 32
	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0> 15 32
	MEM_40S_VDD	MEM_CMD	MEM B RAS L 15 32
	MEM_40S_VDD	MEM_CMD	MEM B CAS L 15 32
	MEM_40S_VDD	MEM_CMD	MEM B WE L 15 32
	MEM_40S	MEM_DATA	MEM B DQ<7..0> 15 33
	MEM_40S	MEM_DATA	MEM B DM<0> 15 33
	MEM_40S	MEM_DATA	MEM B DQ<15..8> 15 33
	MEM_40S	MEM_DATA	MEM B DM<1> 15 33
	MEM_40S	MEM_DATA	MEM B DQ<23..16> 15 33
	MEM_40S	MEM_DATA	MEM B DM<2> 15 33
	MEM_40S	MEM_DATA	MEM B DQ<31..24> 15 33
	MEM_40S	MEM_DATA	MEM B DM<3> 15 33
	MEM_40S	MEM_DATA	MEM B DQ<39..32> 15 33
	MEM_40S	MEM_DATA	MEM B DM<4> 15 33
	MEM_40S	MEM_DATA	MEM B DQ<47..40> 15 33
	MEM_40S	MEM_DATA	MEM B DM<5> 15 33
	MEM_40S	MEM_DATA	MEM B DQ<55..48> 15 33
	MEM_40S	MEM_DATA	MEM B DM<6> 15 33
	MEM_40S	MEM_DATA	MEM B DQ<63..56> 15 33
	MEM_40S	MEM_DATA	MEM B DM<7> 15 33
	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD 16
	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND 16

### Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	MEM_70n	MEM_DQS	MEM B DQS P<0> 15 33
	MEM_70n	MEM_DQS	MEM B DQS N<0> 15 33
	MEM_70n	MEM_DQS	MEM B DQS P<1> 15 33
	MEM_70n	MEM_DQS	MEM B DQS N<1> 15 33
	MEM_70n	MEM_DQS	MEM B DQS P<2> 15 33
	MEM_70n	MEM_DQS	MEM B DQS N<2> 15 33
	MEM_70n	MEM_DQS	MEM B DQS P<3> 15 33
	MEM_70n	MEM_DQS	MEM B DQS N<3> 15 33
	MEM_70n	MEM_DQS	MEM B DQS P<4> 15 33
	MEM_70n	MEM_DQS	MEM B DQS N<4> 15 33
	MEM_70n	MEM_DQS	MEM B DQS P<5> 15 33
	MEM_70n	MEM_DQS	MEM B DQS N<5> 15 33
	MEM_70n	MEM_DQS	MEM B DQS P<6> 15 33
	MEM_70n	MEM_DQS	MEM B DQS N<6> 15 33
	MEM_70n	MEM_DQS	MEM B DQS P<7> 15 33
	MEM_70n	MEM_DQS	MEM B DQS N<7> 15 33
	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD 16
	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND 16

D

D

C

C

B

B

A

A

Apple Inc. Memory Constraints

REVISION: 16.0.0

101 OF 110 SHEET

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?				
MCP_PEX_COMP	*	0.2 MM	?				

SATA Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?	SATA	TOP,BOTTOM	=3X_DIELECTRIC	?
SATA_TERM	*	0.2 MM	?				

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
<b>PCIE GRAPHICS</b>				
	PCIE_90D	PCIE	PEG R2D C P<15..0>	9 86
	PCIE_90D	PCIE	PEG R2D C N<15..0>	9 86
	PCIE_90D	PCIE	PEG D2R P<15..0>	86 9
	PCIE_90D	PCIE	PEG D2R N<15..0>	86 9
	PCIE_90D	PCIE	MMX PCIE R2D P<15..0>	86 84
	PCIE_90D	PCIE	MMX PCIE R2D N<15..0>	86 84
	PCIE_90D	PCIE	MMX PCIE D2R P<15..0>	84 86
	PCIE_90D	PCIE	MMX PCIE D2R N<15..0>	84 86
<b>PCIE I/O</b>				
	PCIE_90D	PCIE	PCIE MINI R2D P	34
	PCIE_90D	PCIE	PCIE MINI R2D N	34
	PCIE_90D	PCIE	PCIE MINI R2D C P	17 34
	PCIE_90D	PCIE	PCIE MINI R2D C N	17 34
	PCIE_90D	PCIE	PCIE MINI R2D L P	34
	PCIE_90D	PCIE	PCIE MINI R2D L N	34
	PCIE_90D	PCIE	PCIE MINI D2R P	34 17
	PCIE_90D	PCIE	PCIE MINI D2R N	34 17
	PCIE_90D	PCIE	PCIE FW R2D P	41
	PCIE_90D	PCIE	PCIE FW R2D N	41
	PCIE_90D	PCIE	PCIE FW R2D C P	17 41
	PCIE_90D	PCIE	PCIE FW R2D C N	17 41
	PCIE_90D	PCIE	PCIE FW D2R P	41 17
	PCIE_90D	PCIE	PCIE FW D2R N	41 17
	PCIE_90D	PCIE	PCIE FW D2R C P	41
	PCIE_90D	PCIE	PCIE FW D2R C N	41
<b>PCIE REF CLOCKS</b>				
	CLK_PCIE_100D	CLK_PCIE	GPU CLK100M PCIE P	9 87
	CLK_PCIE_100D	CLK_PCIE	GPU CLK100M PCIE N	9 87
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	17 34
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	17 34
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI CON P	34
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI CON N	34
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P	17 41
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N	17 41
<b>SATA</b>				
	SATA_100D	SATA	SATA HDD R2D C P	20 45
	SATA_100D	SATA	SATA HDD R2D C N	20 45
	SATA_100D	SATA	SATA HDD R2D P	45 109
	SATA_100D	SATA	SATA HDD R2D N	45 109
	SATA_100D	SATA	SATA HDD D2R P	45 20
	SATA_100D	SATA	SATA HDD D2R N	45 20
	SATA_100D	SATA	SATA HDD D2R C P	45 109
	SATA_100D	SATA	SATA HDD D2R C N	45 109
	SATA_100D	SATA	SATA ODD R2D C P	20 45
	SATA_100D	SATA	SATA ODD R2D C N	20 45
	SATA_100D	SATA	SATA ODD R2D P	45 109
	SATA_100D	SATA	SATA ODD R2D N	45 109
	SATA_100D	SATA	SATA ODD D2R P	45 20
	SATA_100D	SATA	SATA ODD D2R N	45 20
	SATA_100D	SATA	SATA ODD D2R C P	45 109
	SATA_100D	SATA	SATA ODD D2R C N	45 109
	MCP_50G	SATA_TERM	MCP SATA TERM	20
<b>MISC</b>				
	MCP_50G	MCP_PEX_COMP	MCP PEX CLK COMP	17
	MCP_PV_COMP	MCP_PEX_COMP	MCP IFPAB RSET	18 26
	MCP_50G	MCP_PEX_COMP	MCP IFPAB VPROBE	18 26
			PM_SLP_S3_L	21 9
			PM_SLP_S4_L	21 70

PAGE TITLE		MCP Constraints 1	
Apple Inc.		DRAWING NUMBER	MCP D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	16.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	102 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



### PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.8.

### LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.9.1.

### USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA5	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.11.1.

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.12.1.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.13.

### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?


SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.14.

### XTAL Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_MCP_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4x_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	PHYSICAL	SPACING			
PCI_55S	PCI	PCI	PCI REQ0 L	19	
	PCI	PCI	PCI REQ1 L	19	
	CLK_PCI	CLK_PCI	PCI_CLK33M MCP_R	19	
	CLK_PCI	CLK_PCI	PCI_CLK33M MCP	19	
LPC_55S	LPC	LPC	LPC AD<3..0>	19 49 51	
	LPC	LPC	LPC AD R<3..0>	19	
	LPC	LPC	LPC FRAME L	19 49 51	
	LPC	LPC	LPC FRAME R L	19	
LPC_100C_55S	LPC	LPC	LPC RESET L	19 9	
	CLK_LPC	CLK_LPC	LPC_CLK33M SMC_R	19 9	
	CLK_LPC	CLK_LPC	LPC_CLK33M SMC	9 49	
	CLK_LPC	CLK_LPC	LPC_CLK33M LPCPLUS	9 51	
MCP_USB_RBIA5	USB	USB	PM_CLK32K SUSCLK_R	21 9	
	USB	USB	PM_CLK32K SUSCLK	9 49	
	USB	USB	MCP_USB_RBIA5_GND	20	
	USB	USB	USB_EXTA_P	20 46	
USB_90D	USB	USB	USB_EXTA_N	20 46	
	USB	USB	USB_PORT0_P	46	
	USB	USB	USB_PORT0_N	46	
	USB	USB	USB_EXTB_P	20 46	
	USB	USB	USB_EXTB_N	20 46	
	USB	USB	USB_PORT1_P	46	
	USB	USB	USB_PORT1_N	46	
	USB	USB	USB_EXTC_P	20 46	
	USB	USB	USB_EXTC_N	20 46	
	USB	USB	USB_PORT2_P	46	
	USB	USB	USB_PORT2_N	46	
	USB	USB	USB_EXTD_P	20 46	
	USB	USB	USB_EXTD_N	20 46	
	USB	USB	USB_D_MIXED_P	46	
	USB	USB	USB_D_MIXED_N	46	
	USB	USB	USB_PORT3_P	46	
	USB	USB	USB_PORT3_N	46	
	USB	USB	USB_CAMERA_P	20 47	
	USB	USB	USB_CAMERA_N	20 47	
	USB	USB	USB_CAMERA_L_P	47 109	
	USB	USB	USB_CAMERA_L_N	47 109	
	USB	USB	USB_BT_P	20 47	
	USB	USB	USB_BT_N	20 47	
	USB	USB	USB_BT_L_P	47 109	
	USB	USB	USB_BT_L_N	47 109	
	USB	USB	USB_IR_P	20 47	
	USB	USB	USB_IR_N	20 47	
	USB	USB	USB_IR_L_P	47 109	
	USB	USB	USB_IR_L_N	47 109	
	USB	USB	USB_SDCARD_P	20 47	
	USB	USB	USB_SDCARD_N	20 47	
	USB	USB	USB_SDCARD_L_P	47 109	
	USB	USB	USB_SDCARD_L_N	47 109	
	MCP_50S	SPI	SPI	SPI_CLK_R	21 51 61
		SPI	SPI	SPI_CLK	61
		SPI	SPI	SPI_MOSI_R	21 51 61
SPI		SPI	SPI_MOSI	61	
MCP_50S	SPI	SPI	SPI_MISO	51 61 21	
	SPI	SPI	SPI_MISO_R	61	
	SPI	SPI	SPI_CS0_R_L	21 51	
	SPI	SPI	SPI_CS0_L	51	
HDA_55S	HDA	HDA	HDA_BIT_CLK	21 62	
	MCP_HDA_COMP	MCP_HDA_COMP	MCP_HDA_PULLDN_COMP	21	
	HDA	HDA	HDA_BIT_CLK_R	21	
	HDA	HDA	HDA_RST_L	21 62	
	HDA	HDA	HDA_RST_R_L	21	
	HDA	HDA	HDA_SDOUT	21 62	
	HDA	HDA	HDA_SDOUT_R	21	
	HDA	HDA	HDA_SYNC	21 62	
	HDA	HDA	HDA_SYNC_R	21	
	HDA	HDA	HDA_SDIN0	62 21	
	HDA	HDA	AUD_SDI_R	62	
	HDA	HDA	AUD_SPDIF_IN	66 95	
	HDA	HDA	AUD_SPDIF_OUT	62 66	
	HDA	HDA	AUD_SPDIF_CHIP	62	
	CLK_MCP_XTAL	XTAL	XTAL	MCP_CLK25M XTALOUT	21 28
		XTAL	XTAL	MCP_CLK25M XTALIN	28 21
XTAL		XTAL	RTC_CLK32K XTALOUT	21 28	
XTAL		XTAL	RTC_CLK32K XTALIN	28 21	

PAGE TITLE		
MCP Constraints 2		
 Apple Inc.		DRAWING NUMBER 16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 16.0.0
		BRANCH 103 OF 110
		PAGE SHEET

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
ENET_MII_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	0.3 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

RTL8211CLGR (ETHERNET PHY) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD 18
	MCP_MII_COMP		MCP_MII_COMP_GND 18
ENET_MII_558	MCP_BUF0_CLK		MCP_CLK25M_BUF0_R 18 38
	MCP_BUF0_CLK		RTL8211_CLK25M_CKXTAL1 18 37
ENET_MII_558	ENET_MII		ENET_MDIO 18 37
	ENET_MII		ENET_MDC 18 37
ENET_MII_558	ENET_MII		ENET_CLK125M_RXCLK 37 18
	ENET_MII		ENET_CLK125M_RXCLK_R 37
ENET_MII_558	ENET_MII		ENET_RXD<0> 37 18
	ENET_MII		ENET_RXD_R<0> 37
ENET_MII_558	ENET_MII		ENET_RXD<3..1> 37 18
	ENET_MII		ENET_RXD_R<3..1> 37
ENET_MII_558	ENET_MII		ENET_RX_CTRL 37 18
	ENET_MII		ENET_RXCTL_R 37
ENET_MII_558	ENET_MII		ENET_CLK125M_TXCLK 18 37
	ENET_MII		ENET_TXD<0> 18 37
ENET_MII_558	ENET_MII		ENET_TXD<3..1> 18 37
	ENET_MII		ENET_TX_CTRL 18 37
ENET_MDI_100D	ENET_MDI		ENET_MDI_P<3..0> 37 39
	ENET_MDI		ENET_MDI_N<3..0> 37 39
ENET_MDI_100D	ENET_MDI		ENET_MDI_T_P<3..0> 39
	ENET_MDI		ENET_MDI_T_N<3..0> 39

PAGE TITLE		Ethernet Constraints	
DRAWING NUMBER		D	
REVISION		16.0.0	
BRANCH			
PAGE		104 OF 110	
SHEET			

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	7

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	FW_110D	FW_TP	FW PORT0_TPA_P 42 43
	FW_110D	FW_TP	FW PORT0_TPA_N 42 43
	FW_110D	FW_TP	FW PORT0_TPB_P 42 43
	FW_110D	FW_TP	FW PORT0_TPB_N 42 43
PORT 1 & 2 NOT USED			
	FW_110D	FW_TP	FW P0_TPA_L_P 42
	FW_110D	FW_TP	FW P0_TPA_L_N 42
	FW_110D	FW_TP	FW P0_TPB_L_P 42
	FW_110D	FW_TP	FW P0_TPB_L_N 42

PAGE TITLE		FireWire Constraints	
Apple Inc.		DESIGN NUMBER	1122
		REVISION	D
		REVISION	16.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	105 OF 110
		SHEET	



8

7

6

5

4

3

2

1

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_559	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	smb_559	smb	SMBUS SMC A S3_SCL	52
	smb_559	smb	SMBUS SMC A S3_SDA	52
	smb_559	smb	SMBUS SMC B S0_SCL	52
	smb_559	smb	SMBUS SMC B S0_SDA	52
	smb_559	smb	SMBUS SMC 0 S0_SCL	52
	smb_559	smb	SMBUS SMC 0 S0_SDA	52
	smb_559	smb	SMBUS SMC BSA_SCL	52
	smb_559	smb	SMBUS SMC BSA_SDA	52
	smb_559	smb	SMBUS SMC MGMT_SCL	105 52
	smb_559	smb	SMBUS SMC MGMT_SDA	105 52
	smb_559	smb	SMBUS SMC MGMT_SCL	105 52
	smb_559	smb	SMBUS SMC MGMT_SDA	105 52
	smb_559	smb	SMBUS MCP 0_CLK	13 21 52
	smb_559	smb	SMBUS MCP 0_DATA	13 21 52

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

PAGE TITLE		SMC Constraints	
Apple Inc.		DRAWING NUMBER	1122 D
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	106 OF 110
		SHEET	

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	0.08MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	0.5 MM	0.5 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	*	*	3:1_SPACING
DISPLAYPORT	POWER	*	PWR_P2MM
DISPLAYPORT	GND	*	GND_P2MM

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.  
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.  
 SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

ELECTRICAL_CONSTRAINT_SET ASSIGNED IN CONT. MGR.	NET_TYPE			
	PHYSICAL	SPACING		
	dp_100d	DISPLAYPORT	DP ML CONN P<3..0>	94
	dp_100d	DISPLAYPORT	DP ML CONN N<3..0>	94
	dp_100d	DISPLAYPORT	DP INT LINK P<3..0>	91 90
	dp_100d	DISPLAYPORT	DP INT LINK N<3..0>	91 90
	dp_100d	DISPLAYPORT	DP INT LINK CONN P<3..0>	91 90
	dp_100d	DISPLAYPORT	DP INT LINK CONN N<3..0>	91 90
	dp_100d	DISPLAYPORT	DP INT AUXCH P	91 90
	dp_100d	DISPLAYPORT	DP INT AUXCH N	91 90
	dp_100d	DISPLAYPORT	DP EXT LINK P<3..0>	91 94
	dp_100d	DISPLAYPORT	DP EXT LINK N<3..0>	91 94
	dp_100d	DISPLAYPORT	DP EXT AUXCH P	91 94 95
	dp_100d	DISPLAYPORT	DP EXT AUXCH N	91 94 95
	dp_100d	DISPLAYPORT	MXM DP A ML P<3..0>	84 91
	dp_100d	DISPLAYPORT	MXM DP A ML N<3..0>	84 91
	dp_100d	DISPLAYPORT	MXM DP A ML C P<3..0>	91
	dp_100d	DISPLAYPORT	MXM DP A ML C N<3..0>	91
	dp_100d	DISPLAYPORT	MXM DP A AUX P	84 91
	dp_100d	DISPLAYPORT	MXM DP A AUX N	84 91
	dp_100d	DISPLAYPORT	MXM DP A AUX C P	91
	dp_100d	DISPLAYPORT	MXM DP A AUX C N	91
	dp_100d	DISPLAYPORT	MXM DP C ML P<3..0>	84 91
	dp_100d	DISPLAYPORT	MXM DP C ML N<3..0>	84 91
	dp_100d	DISPLAYPORT	MXM DP C ML C P<3..0>	91
	dp_100d	DISPLAYPORT	MXM DP C ML C N<3..0>	91
	dp_100d	DISPLAYPORT	MXM DP C AUX P	84 91
	dp_100d	DISPLAYPORT	MXM DP C AUX N	84 91
	dp_100d	DISPLAYPORT	MXM DP C AUX C P	91
	dp_100d	DISPLAYPORT	MXM DP C AUX C N	91
	dp_100d	DISPLAYPORT	DP EQLZ P<3..0>	
	dp_100d	DISPLAYPORT	DP EQLZ N<3..0>	
	dp_100d	DISPLAYPORT	DP MUX P<3..0>	91
	dp_100d	DISPLAYPORT	DP MUX N<3..0>	91
	dp_100d	DISPLAYPORT	DP MUX AUXCH P	91
	dp_100d	DISPLAYPORT	DP MUX AUXCH N	91
	dp_100d	DISPLAYPORT	DP EQLZ AUXCH P	91
	dp_100d	DISPLAYPORT	DP EQLZ AUXCH N	91
	mcp_dv_comp		MCP HDMI RSET	18 26
	mcp_dv_comp		MCP HDMI VPROBE	18 26

PAGE TITLE		Graphics Constraints	
Apple Inc.		CREATING NUMBER	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		REVISION	16.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	107 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



K50/K51 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA_P1MM	MM	15.5.1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.300 MM	0.085 MM	=STANDARD		
27P4_OHM_SE	*	Y	0.275 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD		
40_OHM_SE	*	Y	0.15 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	TOP,BOTTOM	Y	0.151 MM	0.085 MM	=STANDARD		
42_OHM_SE	*	Y	0.136 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.1 MM	0.085 MM	15 MM		
50_OHM_SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD		
55_OHM_SE	*	Y	0.076 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.155 MM	0.085 MM	=STANDARD	0.135 MM	0.1 MM
70_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.099 MM	0.085 MM	12 MM	0.200 MM	0.1 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.081 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.091 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	TOP,BOTTOM	Y	0.075 MM	0.085 MM	=STANDARD	0.320 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
POWER_WIDTH	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER	*	POWER_WIDTH
VR_CTL_PHY	*	POWER_WIDTH

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.6 MM	1000

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P1MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P1MM
CLK_LPC	*	BGA_P1MM	BGA_P1MM
CLK_PCI	*	BGA_P1MM	BGA_P1MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MCP_FSB_COMP	*	BGA_P1MM	BGA_P2MM
MCP_MEM_COMP	*	BGA_P1MM	BGA_P2MM
MCP_PEX_COMP	*	BGA_P1MM	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.150 MM	?
2X_DIELECTRIC	TOP,BOTTOM	0.160 MM	?
3X_DIELECTRIC	*	0.220 MM	?
3X_DIELECTRIC	TOP,BOTTOM	0.240 MM	?
4X_DIELECTRIC	*	0.300 MM	?
4X_DIELECTRIC	TOP,BOTTOM	0.320 MM	?
5X_DIELECTRIC	*	0.380 MM	?
5X_DIELECTRIC	TOP,BOTTOM	0.400 MM	?

CONSTRAINTS ARE BASED ON MCP79 DESIGN GUIDE DG-03328-001\_V06  
PCI, LPC, SMB, HDA, SPI, RGMII, SMBUS ARE ROUTED AS 55 OHM SE SIGNALS

PAGE TITLE		DRAWING NUMBER	
RULE DEFINITIONS		16.0.0	
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	109 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

J4700 USB CAMERA

102 47 USB\_CAMERA\_I\_P FUNC TEST-TRUP

102 47 USB\_CAMERA\_I\_N FUNC TEST-TRUP

1 PP5V\_S3\_REG Testpoint near J4700

2 Ground Testpoints near J4700

J4750 USB CARD READER

102 47 USB\_SDCARD\_I\_P FUNC TEST-TRUP

102 47 USB\_SDCARD\_I\_N FUNC TEST-TRUP

1 PP3V3\_S3 Testpoint near J4750

2 Ground Testpoints near J4750

J4720 USB BLUETOOTH

102 47 USB\_BT\_I\_P FUNC TEST-TRUP

102 47 USB\_BT\_I\_N FUNC TEST-TRUP

1 PP3V3\_S3 Testpoint near J4720

2 Ground Testpoints near J4720

J4780 IR BOARD

102 47 USB\_IR\_L\_P FUNC TEST-TRUP

102 47 USB\_IR\_L\_N FUNC TEST-TRUP

1 PP5V\_S3\_REG Testpoint near J4780

2 Ground Testpoints near J4780

J4520 SATA ODD (HIGH SPEED)

45 101 SATA\_ODD\_R2D\_P FUNC TEST-TRUP

45 101 SATA\_ODD\_R2D\_N FUNC TEST-TRUP

45 101 SATA\_ODD\_D2R\_C\_N FUNC TEST-TRUP

45 101 SATA\_ODD\_D2R\_C\_P FUNC TEST-TRUP

49 45 SMC\_ODD\_DETECT FUNC TEST-TRUP

1 PP5V\_S0 Testpoint near J4520

5 Ground Testpoints near J4520

J4510 SATA HDD (HIGH SPEED)

101 45 SATA\_HDD\_R2D\_P FUNC TEST-TRUP

101 45 SATA\_HDD\_R2D\_N FUNC TEST-TRUP

101 45 SATA\_HDD\_D2R\_C\_N FUNC TEST-TRUP

101 45 SATA\_HDD\_D2R\_C\_P FUNC TEST-TRUP

3 Ground Testpoints near J4510

J5520 ANALOG LCD TEMP SENSOR

55 101 SNS\_LCD\_P FUNC TEST-TRUP

55 101 SNS\_LCD\_N FUNC TEST-TRUP

J5521 AMBIENT TEMP SENSOR

55 101 SNS\_AMB\_P FUNC TEST-TRUP

55 101 SNS\_AMB\_N FUNC TEST-TRUP

J5551 ODD TEMP SENSOR

55 101 SNS\_ODD\_P FUNC TEST-TRUP

55 101 SNS\_ODD\_N FUNC TEST-TRUP

J5600 ODD FAN

56 FAN\_0\_PWR\_L FUNC TEST-TRUP

56 FAN\_TACH0\_L FUNC TEST-TRUP

56 PP12V\_S0\_FAN0\_L FUNC TEST-TRUP

56 FAN\_0\_GND FUNC TEST-TRUP

J5700 CPU FAN

57 FAN\_2\_PWR\_L FUNC TEST-TRUP

57 FAN\_TACH2\_L FUNC TEST-TRUP

57 PP12V\_S0\_FAN2\_L FUNC TEST-TRUP

57 FAN\_2\_GND FUNC TEST-TRUP

J5601 HD FAN

56 FAN\_1\_PWR\_L FUNC TEST-TRUP

56 FAN\_TACH1\_L FUNC TEST-TRUP

56 PP12V\_S0\_FAN1\_L FUNC TEST-TRUP

56 FAN\_1\_GND FUNC TEST-TRUP

J6601 AUDIO MICROPHONE

66 AUD\_MIC\_IN1\_N\_CONN FUNC TEST-TRUP

66 GND\_AUDIO\_MIC1\_CONN FUNC TEST-TRUP

66 AUD\_MIC\_IN1\_P\_CONN FUNC TEST-TRUP

1 Ground Testpoint near J6601

J6602 AUDIO RIGHT SPEAKER

66 AUD\_SPKR\_OUTLO2R\_P FUNC TEST-TRUP

66 AUD\_SPKR\_OUTLO2R\_N FUNC TEST-TRUP

66 AUD\_SPKR\_OUTLO1R\_P FUNC TEST-TRUP

66 AUD\_SPKR\_OUTLO1R\_N FUNC TEST-TRUP

J6603 AUDIO LEFT SPEAKER

66 AUD\_SPKR\_OUTLO2L\_P FUNC TEST-TRUP

66 AUD\_SPKR\_OUTLO2L\_N FUNC TEST-TRUP

66 AUD\_SPKR\_OUTLO1L\_P FUNC TEST-TRUP

66 AUD\_SPKR\_OUTLO1L\_N FUNC TEST-TRUP

GND 16 TP16 FUNC TEST-TRUP

MIN\_ALLOWED\_TPS16 1

PP3V3\_S3 2 TP16 FUNC TEST-TRUP

MIN\_ALLOWED\_TPS2

PP5V\_S3\_REG 2 TP16 FUNC TEST-TRUP

MIN\_ALLOWED\_TPS2

PP5V\_S0 FUNC TEST-TRUP

MIN\_ALLOWED\_TPS1

PAGE TITLE		ICT/FCT	
Apple Inc.		DRAWING NUMBER	1122
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	110 OF 110
		SHEET	