

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K3-PVT



08 JANUARY 2008


REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	K2_MLB	01/08/2008
3	Power Block Diagram	K2_MLB	01/08/2008
4	BOM Configuration	K2_MLB	01/08/2008
5	Revision History	K2_MLB	01/08/2008
6	Power Conn / Alias	K2_MLB	01/08/2008
7	Functional / ICT Test	K3_MASTER	N/A
8	GROUNDING ALIASES	K2_MLB	01/08/2008
9	CPU FSB	K2_MLB	01/08/2008
10	CPU Power & Ground	K2_MLB	01/08/2008
11	CPU Decoupling & VID	K2_MLB	01/08/2008
12	eXtended Debug Port (XDP)	K2_MLB	01/08/2008
13	NB CPU Interface	K2_MLB	01/08/2008
14	NB PEG / Video Interfaces	K2_MLB	01/08/2008
15	NB Misc Interfaces	K2_MLB	01/08/2008
16	NB DDR2 Interfaces	K2_MLB	01/08/2008
17	NB Power 1	K2_MLB	01/08/2008
18	NB Power 2	K2_MLB	01/08/2008
19	NB Grounds	K2_MLB	01/08/2008
20	NB Standard Decoupling	K2_MLB	01/08/2008
21	NB Graphics Decoupling	K2_MLB	01/08/2008
22	SB Enet, Disk, FSB, LPC	K2_MLB	01/08/2008
23	SB PCI, PCIE, DMI, USB	K2_MLB	01/08/2008
24	SB Pwr Mgt, GPIO, Clink	K2_MLB	01/08/2008
25	SB Power & Ground	K2_MLB	01/08/2008
26	SB Decoupling	K2_MLB	01/08/2008
27	SB Misc	K2_MLB	01/08/2008
28	Clock (CK505)	K2_MLB	01/08/2008
29	Clock Termination	K2_MLB	01/08/2008
30	DDR2 SO-DIMM Connector A	K2_MLB	01/08/2008
31	DDR2 SO-DIMM Connector B	K2_MLB	01/08/2008
32	Memory Active Termination	K2_MLB	01/08/2008
33	PCI-E MiniCard Connector	K2_MLB	01/08/2008
34	Ethernet (Yukon)	K2_MLB	01/08/2008
35	YUKON/ULTRA SUPPORT	K2_MLB	01/08/2008
36	ETHERNET CONNECTOR	K2_MLB	01/08/2008
37	FW: 1394B CONTROLLER	K2_MLB	01/08/2008
38	FW: 1394B MISC	K2_MLB	01/08/2008
39	FIREWIRE CONNECTORS	K2_MLB	01/08/2008
40	PATA Connector	K3_MASTER	N/A
41	SATA Connectors	K2_MLB	01/08/2008
42	EXTERNAL USB CONNECTORS	K2_MLB	01/08/2008
43	Internal USB Connections	K2_MLB	01/08/2008
44	SMC	K2_MLB	01/08/2008
45	SMC Support	K2_MLB	01/08/2008

Page	Contents	Sync	Date
46	LPC+ Debug Connector	K2_MLB	01/08/2008
47	SMBUS CONNECTIONS	K2_MLB	01/08/2008
48	Current & Voltage Sensing	K2_MLB	01/08/2008
49	Thermal Sensors	K2_MLB	01/08/2008
50	HD AND OD FAN	K3_MASTER	N/A
51	CPU FAN	K2_MLB	01/08/2008
52	SPI BootROM	K2_MLB	01/08/2008
53	POWER SEQUENCING BLOCK DIAGRAM	K2_MLB	01/08/2008
54	PGOOD and Power Sequencing	K2_MLB	01/08/2008
55	IMVP6 CPU VCore Regulator	K2_MLB	01/08/2008
56	IMVP6 3RD PHASE	K2_MLB	01/08/2008
57	1.5V / 1.05V SUPPLIES	K2_MLB	01/08/2008
58	1.25V / MCH CORE SUPPLIES	K2_MLB	01/08/2008
59	1.8V S3 / 0.9V S0 SUPPLIES	K3_MASTER	N/A
60	5V S5 / 3.3V S3 SUPPLIES	K2_MLB	01/08/2008
61	3.3V / 2.5V POWER SUPPLIES	K2_MLB	01/08/2008
62	S3 & S0 FETS	K2_MLB	01/08/2008
63	MXM PCI-E & PWR	K3_MASTER	N/A
64	MXM I/O	K3_MASTER	N/A
65	INTERNAL DISPLAY CONNS	K2_MLB	01/08/2008
66	Analog Video Support	K2_MLB	01/08/2008
67	External Display Conns	K2_MLB	01/08/2008
68	MLB: AUDIO CONNECTOR	K2_MLB	01/08/2008
69	CPU/FSB Constraints	K2_MLB	01/08/2008
70	NB Constraints	K2_MLB	01/08/2008
71	Memory Constraints	K2_MLB	01/08/2008
72	SB Constraints (1 of 2)	K2_MLB	01/08/2008
73	SB Constraints (2 of 2)	K2_MLB	01/08/2008
74	Clock Constraints	K2_MLB	01/08/2008
75	FireWire & SMC Constraints	K2_MLB	01/08/2008
76	M72/M78 SPECIFIC CONSTRAINTS	K2_MLB	01/08/2008
77	M72/M78 RULE DEFINITIONS	K2_MLB	01/08/2008
78	Cross Reference Page		
79	Cross Reference Page		
80	Cross Reference Page		
81	Cross Reference Page		
82	Cross Reference Page		
83	Cross Reference Page		
84	Cross Reference Page		
85	Cross Reference Page		
86	Cross Reference Page		

DRAWING
TITLE=M72
ABBREV=DRAWING
LAST_MODIFIED=Thu Jan 8 14:42:38 2008

DIMENSIONS ARE IN MILLIMETERS XX : _____ X.XX : _____ X.XXX : _____ ANGLES : _____ DO NOT SCALE DRAWING  THIRD ANGLE PROJECTION	METRIC		 APPLE INC.	
	DRAPTER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
	ENG APPD	MFG APPD		
	QA APPD	DESIGNER		
RELEASE	SCALE	TITLE		
MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	DRAWING NUMBER	
		D	SCH, K3, MLB	
			051-7484	
			REV. A	
			SHT 1 OF 118	



System Block Diagram

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7484	REV. A
	SCALE NONE	SHEET 2	OF 118



Power Block Diagram
 SYNC_MASTER=K2_MLB SYNC_DATE=01/09/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT 3 OF 118		
NONE			

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9183	PCBA, K3, MLB, BEST	24_INCH_LCD, 2P8GHZ_CPU, BASIC, CR_STD, 12V_PWR_SENSE
630-9215	PCBA, K3, MLB, CTO	24_INCH_LCD, 3P06GHZ_CPU, BASIC, CR_STD, 12V_PWR_SENSE
607-2079	K3 MLB DEVELOPMENT	DEVELOPMENT, XDP_CONN, LCPPLUS

BOM NUMBER	BOM NAME	BOM OPTIONS
630-8956	PCBA, MLB, K2, GOOD	20_INCH_LCD, 2P4GHZ_CPU, BASIC, CR_STD, K2_GOOD
630-9214	PCBA, MLB, K2, BETTER	20_INCH_LCD, 2P66GHZ_CPU, BASIC, CR_STD, 12V_PWR_SENSE, K2_BETTER
607-1336	K2 MLB DEVELOPMENT	DEVELOPMENT, XDP_CONN, LCPPLUS

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	5V1V8REG_SKIP, ALTERNATE, COMMON, XDP, MXM_ROM, NBCFG_PEG_REVERSE, TMD5_RES_0_OHM, MXM_PWR_SENSE, 2V5_S0_REG, CPU_TDIODE, PRODUCTION

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3582	1	IC, PDC, PRQ, CO, 3.06G, 1066FSB, 6M, 55M, PGA	CPU	CRITICAL	3P06GHZ_CPU
337S3581	1	IC, PDC, PRQ, CO, 2.8G, 1066FSB, 6M, 55M, PGA	CPU	CRITICAL	2P8GHZ_CPU
337S3580	1	IC, PDC, PRQ, CO, 2.66G, 1066FSB, 6M, 55M, PGA	CPU	CRITICAL	2P66GHZ_CPU
337S3579	1	IC, PDC, PRQ, CO, 2.4G, 1066FSB, 6M, 55M, PGA	CPU	CRITICAL	2P4GHZ_CPU

MISC.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
155S0306	4	FLTR, CHN MDE, 90 OHM, 200MA, LF2012	L9400, L9401, L9402, L9403	CRITICAL	TMD5_CHOKE
116S0004	8	RES, 0-OHM, 1/16W, 5% 0402	R9400, R9402, R9403, R9404, R9405, R9408, R9409, R9415		TMD5_RES_0_OHM

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0569	1	IC, NB, CRESTLINE, XM, CO, PRQ	U1400	CRITICAL	
338S0434	1	IC, SB, ICH8M, B1, PRQ	U2300	CRITICAL	
338S0523	1	IC, FW643-06, 1394B	U4000	CRITICAL	
359S0130	1	CK505 - SILEGO SLG2AP101	U2900	CRITICAL	
820-2149	1	PCB, FAB, IO ALIGNMENT, M72	IO1	CRITICAL	
825-6447	1	MLB LABEL, 48. 0X4. 8	X14	CRITICAL	
341T0112	1	EFI ROM, K2/K3	U6100	CRITICAL	

537 - 359S0127

K3 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7484 (MCO)	1	PCB, SCHEM, MLB, K3	SCH1		24_INCH_LCD
057-0498 (PANEL)	1	PCB, FAB, MLB, K3, HF	MLB1		24_INCH_LCD
(338S0274 - BLNK)	1	IC, SMC, K3	U4900	CRITICAL	24_INCH_LCD
114S0312	1	RES, 9. 31K, 0402, 1%, 1/16W, LF	R7117		24_INCH_LCD
132S0010	1	CAP, CER, 390PF, 10%, 50V, 0402	C7113		24_INCH_LCD
132S0178	1	CAP, CER, 0. 47UF, 10%, 6. 3V, 0402	C7128		24_INCH_LCD
132S0082	1	CAP, CER, 0. 068UF, 10%, 16V, 0402	C7134		24_INCH_LCD
MXM ROM (335S0155 - BLNK) (341S2234 - K3)	1	IC, 2K I2C EEPROM, BLANK	U8570	CRITICAL	24_INCH_LCD

K2 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7388 (MCO)	1	PCB, SCHEM, MLB, K2	SCH1		20_INCH_LCD
057-0497 (PANEL)	1	PCB, FAB, MLB, K2, HF	MLB1		20_INCH_LCD
(338S0274 - BLNK)	1	IC, SMC, K2	U4900	CRITICAL	20_INCH_LCD
114S0312	1	RES, 9. 31K, 0402, 1%, 1/16W, LF	R7117		20_INCH_LCD
132S0205	1	CAP, CER, 270PF, 10%, 50V, 0402	C7113		20_INCH_LCD
132S0178	1	CAP, CER, 0. 47UF, 10%, 6. 3V, 0402	C7128		20_INCH_LCD
132S0082	1	CAP, CER, 0. 068UF, 10%, 10V, 0402	C7134		20_INCH_LCD
MXM ROM (335S0155 - BLNK) (341S2233 - K2)	1	IC, 2K I2C EEPROM, BLANK	U8570	CRITICAL	20_INCH_LCD

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0603	138S0602			CAP
124-0369	124-0363		C7109, C7154, C7254, C7340, C7440, C7480, C7530, C7532	CAP
124-0371	124-0363		C7109, C7154, C7254, C7340, C7440, C7480, C7530, C7532	CAP
124-0361	124-0370		C7490, C7491	CAP
126S0118	126S0086		C1235, C2100, C2120, C2130	C2140 CAP
126S0119	126S0092		C625	CAP
128S0197	128S0114		C1251, C1252, C1253, C1254, C1255	CAP
152S0759	152S0317		L2173	INDUCTOR
152S0758	152S0488		L2703	INDUCTOR

371S0464	371S0154		D7624, D7664	DIODES
359S0142	359S0130		U2900	CLOCK CHIP
155S0232	155S0289		FL4300, FL4310, L4612, L4622, L4632	CHOKE

BOM Configuration

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7484	A
SCALE	SHT	OF
NONE	4	118

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

Revision History	
SYNC_MASTER=k2_MLB	SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	5	118	

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6


5

4

3

2

1



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0082	1	RES, MF, 1/10W, 910OHM, 5, 0603, SMD, LF	R605		20_INCH_LCD
113S0095	1	RES, MF, 1/10W, 3.3KOHM, 5, 0603, SMD, LF	R605		24_INCH_LCD

Power Conn / Alias	
SYNC_MASTER=K2_MLB	SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7484	REV. A
	SCALE NONE	SHT 6	OF 118

LAYOUT NOTE: PLACE NEAR J1000

Table of testpoints for column 8, including items like FSB A L<6>, FSB ADSTB L<0>, CPU INIT L, CPU A20M L, etc.

LAYOUT NOTE: PLACE NEAR U1400

Table of testpoints for column 7, including items like FSB A L<6>, FSB ADSTB L<0>, CPU A20M L, CPU IGNE L, etc.

LAYOUT NOTE: PLACE NEAR U3700

Table of testpoints for column 6, including items like PCIE CLK100M ENET P, PCIE CLK100M ENET N, etc.

LAYOUT NOTE: PLACE NEAR U4000

Table of testpoints for column 6, including items like PCIE CLK100M FW P, PCIE CLK100M FW N, etc.

LAYOUT NOTE: PLACE NEAR U4900




Table of testpoints for column 6, including items like PCI CLK33M SMC, SMC LRESET L, SMC RESET L, etc.

LAYOUT NOTE: PLACE NEAR U2100

Table of testpoints for column 8, including items like SB CLK100M SATA P, IDE PDIOR L, IDE PDIORDY, etc.

LAYOUT NOTE: PLACE NEAR U1400

Table of testpoints for column 7, including items like MEM A DQ<7>, MEM A DQ<14>, MEM A DQ<16>, etc.



FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

LPC CONNECTOR "S0" RAILS

Table of testpoints for column 4, including items like =PP3V3 S5 LPCPLUS, =PP5V S0 LPCPLUS, FWH INIT L, etc.

PWRK SEQUENCING

Table of testpoints for PWRK SEQUENCING, including ALL SYS PWGRD, PM SB PWROK, etc.

STARTUP (BOOT/WAKE) TIMING

Table of testpoints for STARTUP TIMING, including IMVP VR_ON, VR PWGRD CLKEN, etc.

SHUTDOWN/SLEEP TIMING

Table of testpoints for SHUTDOWN TIMING, including PM SUS_STAT L, PM SLP_S3 L, etc.

"S3" RAILS

Table of testpoints for S3 RAILS, including PP0V9 S0, PPVCORE CPU, PP1V8 S0, etc.



"S5" RAILS

Table of testpoints for S5 RAILS, including PP1V8 S3, PP3V3 S3, PP5V S3, etc.

FOR ICT

Table of testpoints for ICT, including NB CLK100M PCIE N, FSB CLK_NB N, TP NB_CFG<13>, etc.

MISC GROUND VIAS - NEEDED?



Functional / ICT Test
SYNC_MASTER=K3_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3



2

1


GND RAILS



CHASSIS GND



NOTE:
 PER EMC REQUIREMENTS, ALL CHASSIS GROUNDS ARE TIED DIRECTLY TO GND



D

D

C

C

B

B

A

A

GROUNDING ALIASES
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	9	118	

8

7

6


5

4

3

2

1



LAYOUT NOTE:
 COMP0,2 CONNECT WITH Z0=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH Z0=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU FSB


SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	10	118	



NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU Power & Ground
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	11	118	

CPU VCORE HF AND BULK DECOUPLING
6X 220UF, 32X 22UF 0805


93 11 6 =PPVCORE_S0_CPU

NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE NEAR SOCKET NORTH SIDE (ON TOPSIDE)



LAYOUT NOTE:
PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE



LAYOUT NOTE:
PLACE ON BOTTOMSIDE


CPU VCORE VID CONNECTIONS

Resistors to allow for override of CPU VID
Will probably be removed before production



VCCA (CPU AVdd) DECOUPLING


11 6 =PP1V5_S0_CPU 1x 10uF, 1x 0.01uF



LAYOUT NOTE:
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING

50 13 11 10 6 =PP1V05_S0_CPU 1x 330UF, 6X 0.1UF 0402



LAYOUT NOTE:
PLACE C1235 CLOSE TO CPU

CPU Decoupling & VID

SYNC_MASTER=K2_MLB SYNC_DATE=01/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7484	A
SCALE	SHT	OF
NONE	12	118

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.



← Direction of XDP module
Please avoid any obstructions on even-numbered side of J1300

eXtended Debug Port (XDP)
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT 13 OF 118		
NONE			

8

7

6


5

4

3

2

1



NB CPU Interface

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7484	REV. A
	SCALE NONE	SHT 14	OF 118

LVDS Disable
 Can leave all signals NC if LVDS is not implemented.
 Tie VCC_TX_LVDS and VCCA_LVDS to GND.
 If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC
 Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.




TV-Out Disable / CRT Enable
 Tie TVx_DAC and TVx_RTIN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable
 Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable
 Tie TVx_DAC, TVx_RTIN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
 Can tie the following rails to GND:
 VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable
 Follow instructions for LVDS and CRT & TV-Out Disable above.
 Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
 Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
 Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
 Tie VCCA_DPLL and VCCA_DPLL to VCC (VCore).
 Tie VCC_AXG and VCC_AXG_NCTF to GND.
 Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function
 SDVO_TVCLKIN#
 SDVO_INT#
 SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL


SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKP

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	NONE	SHT	15 OF 118







NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIX4 Low = DMIX2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed Low = Normal
NB_CFG<20>	High = Both active Low = Only SDVO or PCIe x16

NB_CFG<13:12>
 00 = RESERVED
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation




NB_CFG<8:0> used for debug access

NB_CFG<13:12> require ICT access



NOTE: GMCH CL_PWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWO, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CL_PWROK to PWROK.

NB Misc Interfaces	
SYNC_MASTER=K2_MLB	SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



NB DDR2 Interfaces

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7484	REV. A
	SCALE NONE	SHEET 17 OF 118	




NCTF balls are Not Critical To Function
 These connections can break without impacting part performance.

NB Power 1
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE D	DRAWING NUMBER 051-7484	REV. A
	SHEET 18 OF 118		



Current numbers from Crestline EDS, doc #21749.



Current numbers from Crestline EDS, doc #21749.

NB Power 2


SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE D	DRAWING NUMBER 051-7484	REV. A
	SCALE NONE	SHT 19 OF 118	



Crestline Thermal Diode Pins
 Mainly for investigation. If not used,
 alias these nets directly to GND.

NB Grounds

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7484	REV. A
	SCALE NONE	SHT 20	OF 118

NOTE:
 SANTA ROSA DESIGN GUIDE REV 1.5
 P. 227-228 TABLE 95



NOTE:
 SANTA ROSA DESIGN GUIDE REV 1.5
 P. 227-228 TABLE 95

15	LVDS_BKLT_CTL	TP LVDS_BKLT_CTL
15	LVDS_BKLT_EN	TRUE TP LVDS_BKLT_EN
15	LVDS_CTRL_CLK	TRUE
15	LVDS_CTRL_DATA	
15	LVDS_DDC_CLK	
15	LVDS_DDC_DATA	
15	LVDS_VDD_EN	TRUE TP LVDS_VDD_EN
15	LVDS_IBG	TRUE TP LVDS_IBG
15	LVDS_VREFH	TRUE TP LVDS_VREFH
15	LVDS_VREFL	TRUE TP LVDS_VREFL
15	LVDS_A_CLK_N	TRUE TP LVDS_A_CLK_N
15	LVDS_A_CLK_P	TRUE TP LVDS_A_CLK_P
15	LVDS_B_CLK_N	TRUE TP LVDS_B_CLK_N
15	LVDS_B_CLK_P	TRUE TP LVDS_B_CLK_P
15	LVDS_A_DATA_N<0>	TRUE TP LVDS_A_DATA_N<0>
15	LVDS_A_DATA_N<1>	TRUE TP LVDS_A_DATA_N<1>
15	LVDS_A_DATA_N<2>	TRUE TP LVDS_A_DATA_N<2>
15	LVDS_A_DATA_P<0>	TRUE TP LVDS_A_DATA_P<0>
15	LVDS_A_DATA_P<1>	TRUE TP LVDS_A_DATA_P<1>
15	LVDS_A_DATA_P<2>	TRUE TP LVDS_A_DATA_P<2>
15	LVDS_B_DATA_N<0>	TRUE TP LVDS_B_DATA_N<0>
15	LVDS_B_DATA_N<1>	TRUE TP LVDS_B_DATA_N<1>
15	LVDS_B_DATA_N<2>	TRUE TP LVDS_B_DATA_N<2>
15	LVDS_B_DATA_P<0>	TRUE TP LVDS_B_DATA_P<0>
15	LVDS_B_DATA_P<1>	TRUE TP LVDS_B_DATA_P<1>
15	LVDS_B_DATA_P<2>	TRUE TP LVDS_B_DATA_P<2>
15	=TV_A_DAC	
15	=TV_B_DAC	
15	=TV_C_DAC	
15	=TV_A_RTN	
15	=TV_B_RTN	
15	=TV_C_RTN	
15	TV_DCONSEL<0>	
15	TV_DCONSEL<1>	
15	=CRT_BLUE	
15	=CRT_BLUE_L	
15	=CRT_GREEN	
15	=CRT_GREEN_L	
15	=CRT_RED	
15	=CRT_RED_L	
15	CRT_DDC_CLK	
15	CRT_DDC_DATA	
15	=CRT_HSYNC_R	
15	=CRT_VTO_IREF	
15	=CRT_VSYNC_R	
16	=NB_CLK96M_DOT_P	
16	=NB_CLK96M_DOT_N	
16	=NB_CLK100M_DPLLSS_P	
16	=NB_CLK100M_DPLLSS_N	
16	SDVO_CTRLCLK	
16	SDVO_CTRLDATA	
16	GFX_VID<1>	TRUE TP GFX_VID<1>
16	GFX_VID<2>	TRUE TP GFX_VID<2>
16	GFX_VID<3>	TRUE TP GFX_VID<3>
16	GFX_VID<4>	TRUE TP GFX_VID<4>
16	=GFX_VR_EN	TRUE TP GFX_VR_EN




16 =NB_CLINK_MPWROK == TRUE VR_PWRGOOD_DELAY 7 16 70 71

VCCD_TVDAC ALSO POWERS INTERNAL THERMAL SENSORS.



NB Graphics Decoupling
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	22	118	



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED Pds
HDA_SDOOT	INTEGRATED PD
ACC_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC	
SYNC_MASTER=K2_MLB	SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	23 OF	118
NONE			




NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

SB BOOT BIOS SELECT	
I/F	GNT0#
LPC	1
SPI	0

NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST# = 0 AND PWROK = H
SPI_CS# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)

SB PCI, PCIe, DMI, USB
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


Provide a pull-down on this GPIO if not used.



NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

NOTE: DPRSLPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION
PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.

SB Pwr Mgt, GPIO, Clink
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

NOTE:
VccHDA and VccSUSHDA can be 1.5V or 3.3V
depending on VIO of HD Audio interface.
Current figures provided assume 1.5V.

SB Power & Ground


SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SHEET 26	DRAWING NUMBER 051-7484	REV. A	APPLE INC.
---------------	-------------	----------------------------	-----------	------------



SB Decoupling

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	27	118	

Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.


RTC Power Sources




SB RTC Crystal



CPU VCORE FORCEPSI UNUSED




VRMPWRGD INVERTER



Platform Reset Connections

Unbuffered




UNUSED PCI BUS

- 104 24 PCI Ad<0> == MAKE_BASE=TRUE TP PCI AD 0
- 104 24 PCI Ad<1> == MAKE_BASE=TRUE TP PCI AD 1
- 104 24 PCI Ad<2> == MAKE_BASE=TRUE TP PCI AD 2
- 104 24 PCI Ad<3> == MAKE_BASE=TRUE TP PCI AD 3
- 104 24 PCI Ad<4> == MAKE_BASE=TRUE TP PCI AD 4 NO_TEST=TRUE
- 104 24 PCI Ad<5> == MAKE_BASE=TRUE TP PCI AD 5
- 104 24 PCI Ad<6> == MAKE_BASE=TRUE TP PCI AD 6
- 104 24 PCI Ad<7> == MAKE_BASE=TRUE TP PCI AD 7
- 104 24 PCI Ad<8> == MAKE_BASE=TRUE TP PCI AD 8
- 104 24 PCI Ad<9> == MAKE_BASE=TRUE TP PCI AD 9
- 104 24 PCI Ad<10> == MAKE_BASE=TRUE TP PCI AD 10
- 104 24 PCI Ad<11> == MAKE_BASE=TRUE TP PCI AD 11
- 104 24 PCI Ad<12> == MAKE_BASE=TRUE TP PCI AD 12
- 104 24 PCI Ad<13> == MAKE_BASE=TRUE TP PCI AD 13
- 104 24 PCI Ad<14> == MAKE_BASE=TRUE TP PCI AD 14
- 104 24 PCI Ad<15> == MAKE_BASE=TRUE TP PCI AD 15
- 104 24 PCI Ad<16> == MAKE_BASE=TRUE TP PCI AD 16
- 104 24 PCI Ad<17> == MAKE_BASE=TRUE TP PCI AD 17
- 104 24 PCI Ad<18> == MAKE_BASE=TRUE TP PCI AD 18
- 104 24 PCI Ad<19> == MAKE_BASE=TRUE TP PCI AD 19
- 104 24 PCI Ad<20> == MAKE_BASE=TRUE TP PCI AD 20
- 104 24 PCI Ad<21> == MAKE_BASE=TRUE TP PCI AD 21
- 104 24 PCI Ad<22> == MAKE_BASE=TRUE TP PCI AD 22
- 104 24 PCI Ad<23> == MAKE_BASE=TRUE TP PCI AD 23
- 104 24 PCI Ad<24> == MAKE_BASE=TRUE TP PCI AD 24
- 104 24 PCI Ad<25> == MAKE_BASE=TRUE TP PCI AD 25
- 104 24 PCI Ad<26> == MAKE_BASE=TRUE TP PCI AD 26
- 104 24 PCI Ad<27> == MAKE_BASE=TRUE TP PCI AD 27
- 104 24 PCI Ad<28> == MAKE_BASE=TRUE TP PCI AD 28
- 104 24 PCI Ad<29> == MAKE_BASE=TRUE TP PCI AD 29
- 104 24 PCI Ad<30> == MAKE_BASE=TRUE TP PCI AD 30
- 104 24 PCI Ad<31> == MAKE_BASE=TRUE TP PCI AD 31
- 104 24 PCI C BE L<0> == MAKE_BASE=TRUE TP PCI C BE L 0
- 104 24 PCI C BE L<1> == MAKE_BASE=TRUE TP PCI C BE L 1
- 104 24 PCI C BE L<2> == MAKE_BASE=TRUE TP PCI C BE L 2
- 104 24 PCI C BE L<3> == MAKE_BASE=TRUE TP PCI C BE L 3
- 104 24 PCI_RST L == MAKE_BASE=TRUE TP PCI_RST L
- 104 24 PCI_PAR == MAKE_BASE=TRUE TP PCI_PAR



NO TEST DUE TO ROUTING

- 23 24 TP LAN D2R<2> NO_TEST=TRUE
- 34 24 TP CLINK WLAN DATA NO_TEST=TRUE
- 104 24 PCI_SERR L NO_TEST=TRUE

RE-PURPOSED GPIOs




UNUSED GPIOs



SB Misc
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	NONE	SHT	28 OF 118



NEED TO CHECK CAP VALUE

One 0.1uF per power pin (place at pin).
One 10uF cap per rail.

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

(*) CLKREQ# internal pull-ups only on SLG8LP536/7, not CY28545-5.

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
- > (Or 27MHz Spread & Non-Spread for Ext GFX)
- > From ICH
- > ICH USB/Audio 48MHz
- > ICH SIO/LPC/REF 14.318MHz
- > Spare 14.318MHz

NOTE:
SYNCED FROM T9_MLB_NOME
ADDED 475-OHM RESISTOR TO NB_CLKREQ_L PER INTEL
DELETED RES AFTER INTEL SAID IT'S NOT NEEDED!

Clock (CK505)

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	DRAWING NUMBER	REV.
	D 051-7484	A
SCALE	SHT	OF
NONE	29	118

CLK Termination


(Note: HOST/SRC/GFX clock termination kept on T9 for Cypress CY28545-5 compatibility)

CK505 Configuration Straps

FCT_SEL (GFX clock select)



FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD



NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.

CLKREQ Controls

Silego SL8GLP537 has internal PULL-UPS ON ALL CLKREQ# PINS?



Unused Clocks




Clock Termination

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7484	A
SCALE	SHT	OF
NONE	30	118


Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PP0V9_S3_MEM_VREF
 - =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	31	118	


Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PP0V9_S3_MEM_VREF
 - =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SHEET 32	OF 118	SIZE D	DRAWING NUMBER 051-7484	REV. A
			APPLE INC.		

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT		OF
NONE	33		118

8

7

6


5

4

3

2

1



PCI-E MiniCard Connector

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE		SHT	OF
NONE		34	118

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET_PHY (EC / Ultra)
 - =PP1V9R2V5_ENET_PHY (2.5V / 1.8V)
 - =PP1V2_ENET_PHY

Signal aliases required by this page:
 - =ENET_CLKREQ_L (NC/TP for Yukon EC)
 - =ENET_VMAIN_AVLBL (See note by pin)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S2060	1	IC_FLASH,88E8058 ETHERNET VPD,1IC,S08	U3780	CRITICAL	

Ethernet (Yukon)


SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	REV.
NONE	37	118	



YUKON 1.9V SUPPLY

YUKON 1.2 RAIL SUPPLY

YUKON T9 ALIASES

- 37 TP_YUKON_CTRL18 == ENET_CTRL19 38
- 37 TP_YUKON_CTRL12 == ENET_CTRL12 38
- 37 =ENET_VMAIN_AVLBL == =PP3V3_S0_ENET 6

YUKON/ULTRA SUPPORT
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	38	118	

D

D

C


C

B

B




A

A



NOTE: N AND P SWAPPED FOR ROUTING!!!

NOTE: N AND P SWAPPED BACK FOR HUB COMPATABILITY!!!



11/2007 - THIS CAP IS NOW NOSTUFF FOR EMC SINCE WE HAVE A COMMON GROUND, THIS WAS CAUSING NOISE ON THE NETWORK CABLE NOSTUFF

NOTE: PLACE CLOSE TO CONNECTOR

37 ENET_LED_ACT_L MAKE_BASE=TRUE
 37 ENET_LED_LINK10_100_L MAKE_BASE=TRUE
 37 ENET_LED_LINK1000_L MAKE_BASE=TRUE
 37 ENET_LED_LINK_L MAKE_BASE=TRUE

ETHERNET CONNECTOR


SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	REV.
NONE	39	118	



FW: 1394B CONTROLLER

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7484	REV. A
	SCALE NONE	SHT 40	OF 118


D

C


B

A

FW643 1.0V GENERATION




1394 PHY DATA/STROBE OPTIONS




FW643 DECOUPLING


NOTE: PLACE 1 CAP CLOSE TO EACH POWER PIN ON U4000



FW 3.3V FILTERING



FW PCIE ALIASES



FW: 1394B MISC

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	42	118	



Termination
Place close to FireWire PHY

3rd TPA/TPB pair unused

ESD Rail

[LATE VG NOTES]
CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP

"Snapback" & "Late VG" Protection


"Snapback" & "Late VG" Protection

FIREWIRE CONNECTORS

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4300,FL4301	40REGINAL TOKO CHOKE

APPLE INC.	SIZE	D	DRAWING NUMBER	051-7484	REV.	A
	SCALE	NONE	SHT	43	OF	118



IDE (ODD) Connector

PATA Connector
 SYNC_MASTER=K3_MASTER SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE		SHT	OF
NONE		44	118

CRITICAL
SDF4400
STDOFF-3.00D4.0H-1.35-2.4-TH

CRITICAL
SDF4401
STDOFF-3.00D4.0H-1.35-2.4-TH

PLACE C4405-06 CLOSE TO J4401 FOR PP5V_S0_PATA.
 APPLY A WIDE TRACE SHAPE FROM J4401 TO C4405-06.
 MIN NECK & MIN LINE WIDTH
 ARE CONTROLLED BY PP5V_S0 1MM / 0.6MM.

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1


SATA Port A




SATA Activity LED



UNUSED SATA PORTS



ICH SATA Support




SATA Connectors

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE D	DRAWING NUMBER 051-7484	REV. A
SCALE NONE	SHT 45	OF 118

USB/SMC DEBUG MUX



UNUSED EXTERNAL USB PORT(S)



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0232	155S0289		ALL	ORIGINAL TOKO CHOKE

EXTERNAL USB CONNECTORS


SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	46	118	

CAMERA POWER FILTERING




LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


K37L (BLUETOOTH) CONNECTOR




CAMERA CONNECTOR



UNUSED INTERNAL USB PORTS



IR RECEIVER




Internal USB Connections

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008




NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE D	DRAWING NUMBER 051-7484	REV. A
SCALE NONE	SHT 47	OF 118

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: SMS interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SMC
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7484	A
SCALE	SHT	OF
NONE	49	118


SMC Reset Button / Brownout Detect



SILK_PART=SMC RESET


POWER BUTTON

SILK_PART=PWR BTN




SILK_PART=SYS POWER

SMC Crystal Circuit



SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381278		ALL	Intersil ISL60002-33


UNUSED TP/NC ALIASES

- 49 SMC_BATT_ISET == NC_SMC_BATT_ISET NO_TEST=TRUE
- 49 SMC_SYS_ISET == NC_SMC_SYS_ISET NO_TEST=TRUE
- 49 SMC_BATT_VSET == NC_SMC_BATT_VSET NO_TEST=TRUE
- 49 SMC_SYS_VSET == NC_SMC_SYS_VSET NO_TEST=TRUE
- 49 SMC_BATT_TRICKLE_EN_L == NC_SMC_BATT_TRICKLE_EN_L NO_TEST=TRUE
- 49 SMC_BATT_CHG_EN == NC_SMC_BATT_CHG_EN NO_TEST=TRUE
- 108 SMC_X_AXIS == NC_SMC_X_AXIS NO_TEST=TRUE
- 108 SMC_Y_AXIS == NC_SMC_Y_AXIS NO_TEST=TRUE
- 108 SMC_Z_AXIS == NC_SMC_Z_AXIS NO_TEST=TRUE
- 49 ALS_GAIN == NC_ALS_GAIN NO_TEST=TRUE
- 49 ALS_LEFT == TP_ALS_LEFT
- 49 ALS_RIGHT == TP_ALS_RIGHT
- 49 SMC_P14 == TP_SMC_P14
- 49 SMC_P20 == TP_SMC_P20
- 49 SMC_P21 == TP_SMC_P21
- 49 SMC_P22 == TP_SMC_P22
- 49 SMC_P23 == TP_SMC_P23
- 49 SMC_P26 == TP_SMC_P26
- 49 SMC_P27 == TP_SMC_P27
- 49 SMC_P43 == TP_SMC_P43
- 49 SMC_P44 == TP_SMC_P44
- 49 SMC_P45 == TP_SMC_P45
- 49 SMC_P62 == TP_SMC_P62
- 49 SMC_P63 == TP_SMC_P63
- 49 SMC_P64 == TP_SMC_P64
- 49 SMC_P81 == TP_SMC_P81
- 49 SMC_PF0 == TP_SMC_PF0
- 49 SMC_PF1 == TP_SMC_PF1
- 49 SMC_FAN_3_CTL == TP_SMC_FAN_3_CTL
- 49 SMC_FAN_3_TACH == TP_SMC_FAN_3_TACH
- 49 SMC_PM_G2_EN == TP_SMC_PM_G2_EN
- 49 SMC_ADAPTER_EN == TP_SMC_ADAPTER_EN
- 49 SMC_SYS_KBDLED == TP_SMC_SYS_KBDLED
- 49 SMC_SYS_LED == TP_SMC_SYS_LED
- 49 SMC_EXCARD_PWR_EN == TP_SMC_EXCARD_PWR_EN
- 49 SMC_RSTGATE_L == TP_SMC_RSTGATE_L
- 49 SMC_ONOFF_L == TP_SMC_ONOFF_L
- 49 SMC_P46 == TP_SMC_P46

ANALOG SENSORS

- 49 SMC_NB_1V8_ISENSE == NC_SMC_NB_1V8_ISENSE NO_TEST=TRUE
- 49 SMC_NB_CORE_ISENSE == NC_SMC_NB_CORE_ISENSE NO_TEST=TRUE
- 49 SMC_DCIN_ISENSE == SMC_12V_S0_ISENSE
- 49 SMC_PBUS_VSENSE == SMC_12V_S0_VSENSE
- 49 SMC_BATT_ISENSE == SMC_12V_S5_ISENSE
- 49 SMC_NB_1V25_ISENSE == SMC_12V_S5_VSENSE

SMC FSB to 3.3V Level Shifting




MISC. SIGNAL ALIASES

- 49 SMC_ANALOG_ID == ACDC_TEMP
- 49 SMC_SUS_CLK == SUS_CLK_SB
- 49 PM_LAN_PWRGD == ALL_SYS_PWRGD

REF	VALUE	RES	TYPE	LOC	LOC	LOC	LOC	LOC	LOC	
50 49 6	PP3V3_S5_SMC									
49	SMC_ONOFF_L	R5032	10K	1	2	54	1/16W	MP-LF	402	
49	SMC_LID	R5033	100K	1	2	54	1/16W	MP-LF	402	
49	SMC_PWE	R5034	10K	1	2	54	1/16W	MP-LF	402	
51 49 46 7	SMC_TX_L	R5035	10K	1	2	54	1/16W	MP-LF	402	
49	SMC_RX_L	R5036	100K	1	2	54	1/16W	MP-LF	402	
49	SYS_ONEWIRE	R5037	2.0K	1	2	54	1/16W	MP-LF	402	
49	SMC_BS_ALERT_L	R5038	100K	1	2	54	1/16W	MP-LF	402	
51 49 7	SMC_TMS	R5039	10K	1	2	54	1/16W	MP-LF	402	
51 49 7	SMC_TDO	R5040	10K	1	2	54	1/16W	MP-LF	402	
51 49 7	SMC_TDI	R5041	10K	1	2	54	1/16W	MP-LF	402	
51 49 7	SMC_TCK	R5042	10K	1	2	54	1/16W	MP-LF	402	
49 45	SMC_EXCARD_OC_L	NO STUFF	R5043	10K	1	2	54	1/16W	MP-LF	402
49	SMC_PFB	R5080	10K	1	2	54	1/16W	MP-LF	402	
49	SMC_PH4	R5082	10K	1	2	54	1/16W	MP-LF	402	
49	SMC_BC_ACOK	R5047	10K	1	2	54	1/16W	MP-LF	402	
49	SMC_PA0	R5096	10K	1	2	54	1/16W	MP-LF	402	
49	SMC_PA1	R5090	10K	1	2	54	1/16W	MP-LF	402	
49	SMC_PB0	R5091	10K	1	2	54	1/16W	MP-LF	402	
49	SMC_SMS_INT	SMC_SMS_INT	R5092	10K	1	2	54	1/16W	MP-LF	402
49	SMC_P67	MAKE_BASE=TRUE	R5093	10K	1	2	54	1/16W	MP-LF	402
49	SMC_PG0	MAKE_BASE=TRUE	R5094	10K	1	2	54	1/16W	MP-LF	402
49	SMC_CASE_OPEN	R5046	10K	1	2	54	1/16W	MP-LF	402	
49	SMC_EXCARD_CP	R5048	10K	1	2	54	1/16W	MP-LF	402	
51 49 25 7	PM_SUS_STAT_L	R5083	100K	1	2	54	1/16W	MP-LF	402	
49 25	PM_SLP_S5_L	R5084	100K	1	2	54	1/16W	MP-LF	402	
51 49	ISENSE_CAL_EN	NO STUFF	R5088	100K	1	2	54	1/16W	MP-LF	402

SMC Support
 SYNC_MASTER=k2_MLB SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	50	118	



LPC+ Debug Connector



SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING





I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7484	REV. A
	SCALE NONE	SHIT 51 OF 118	



CPU POWER SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0069	1	10 MILLIOHM	R5382	CRITICAL	K2_BETTER
107S0112	1	8 MILLIOHM	R5382	CRITICAL	24_INCH_LCD
107S0070	1	RES, 0 OHM, 2512	R5382	CRITICAL	K2_GOOD
107S0063	1	25 MILLIOHM	R5381	CRITICAL	12V_PWR_SENSE
107S0070	1	RES, 0 OHM, 2512	R5381	CRITICAL	K2_GOOD
116S0090	4	RES, 10KOHM, 5%, 402	C5383, C5384, C5386, C5388	K2_GOOD	
132S0080	4	CAP, 22UF, 20%, 6.3V, X5R, 402	C5383, C5384, C5386, C5388		12V_PWR_SENSE

12V_PWR_SENSE SHOULD BE STUFFED FOR K2 BETTER AND K3 (BEST/CTO)
 K2 GOOD WILL NOT HAVE THE SENSORS, SO CAPS FROM THE RC FILTER
 BECOME RESISTORS TO GROUND (SO SMC READS 0)
 K2 GOOD DOES NOT NEED 12V POWER SENSE BECAUSE THE CONFIGURATION DOES NOT DRAW
 CURRENT WHICH APPROACHES THE ADC'S SPEC

Current & Voltage Sensing


SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	REV.
NONE	53	118	




FAN 0

FAN 1

HD AND OD FAN
 SYNC_MASTER=K3_MASTER SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	REV.
NONE	56	118	



CPU FAN

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	57	118	



SPI BootROM

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	REV.
NONE	61	118	118

8

7

6

5

4



3

2

1



D

D




C

C



B

B



A

A

8

7

6

5

4

3


2

1

POWER SEQUENCING BLOCK DIAGRAM
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	69	118	



PGOOD Comparators

PWROK Sequencing


1.05V/MCH_CORE S0 RUN/SS CONTROL

1.25V S0 RUN/SS CONTROL

1.5V S0 RUN/SS CONTROL

PGOOD and Power Sequencing
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	NONE	SHT	70 OF 118



These caps are for Q7100

These caps are for Q7102

IMVP6 CPU VCore Regulator


DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM

IMVP6 CPU VCore Regulator

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7484	A
SCALE	SHEET	OF
NONE	71	118


- 55W PENRYN MODT PROCESSORS: 68A CONTINUOUS CURRENT
 SET R7116 TO 18.2K; OC TRIP POINT OF 86.8A, WORST CASE MIN OF 76A.

71	IMVP6_OCSET	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
72	IMVP6_VSUM	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
73	IMVP6_VO	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
74	IMVP6_DROOP	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
75	IMVP6_DFB	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
76	IMVP6_SOFT	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
77	IMVP6_RBIAS	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
78	IMVP6_VDIFF	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
79	IMVP6_FB	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
80	IMVP6_COMP	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
81	IMVP6_VW	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
82	IMVP6_FCCM	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM

71	IMVP6_PWM1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.23 MM
72	IMVP6_PHASE1	MIN LINE WIDTH=1.5 MM	MIN NECK WIDTH=0.25 MM
73	IMVP6_BOOT1	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM
74	IMVP6_UGATE1	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM
75	IMVP6_LGATE1	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM
76	IMVP6_ISEN1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.23 MM
77	IMVP6_FET_RC1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
78	IMVP6_VSUM1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
79	IMVP6_VO1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
80	IMVP6_BOOT1_RC	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM

71	IMVP6_PWM2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.23 MM
72	IMVP6_PHASE2	MIN LINE WIDTH=1.5 MM	MIN NECK WIDTH=0.25 MM
73	IMVP6_BOOT2	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM
74	IMVP6_UGATE2	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM
75	IMVP6_LGATE2	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM
76	IMVP6_ISEN2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.23 MM
77	IMVP6_FET_RC2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
78	IMVP6_VSUM2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
79	IMVP6_VO2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
80	IMVP6_BOOT2_RC	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM

IMVP6 CPU VCORE REGULATOR



NO TEST FOR CPU VREG, ADDED K2/K3


71	IMVP6_VO1	NO_TEST=TRUE
71	IMVP6_VO2	NO_TEST=TRUE
71	IMVP6_VO3	NO_TEST=TRUE
71	IMVP6_VSUM1	NO_TEST=TRUE
71	IMVP6_VSUM2	NO_TEST=TRUE
71	IMVP6_VSUM3	NO_TEST=TRUE

72	71	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	454
108	72	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM	455
72	72	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	456
72	72	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	457
72	72	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	458
72	71	IMVP6_ISEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	459
72	71	IMVP6_FET_RC3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	460
72	71	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	461
72	71	IMVP6_VO3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	462
72	71	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	463

IMVP6 3RD PHASE		
SYNC_MASTER=K2_MLB	SYNC_DATE=01/08/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	NONE	SHT	72 OF 118


1.5V S0 & 1.05V S0 RAILS



1.5V S0
M72/78
POWER BUDGET
PEAK=2.77A
AVE=2.45A

1.05V S0
M72/78
POWER BUDGET
PEAK=3.43A
AVE=3.03A


PLANE SHORTING RESISTORS



1.5V / 1.05V SUPPLIES
SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT 73 OF 118		
NONE			

1.25V S0 & MCH CORE RAILS



1.25V S0
M72/78
POWER BUDGET
PEAK=2.54A
AVE=2.01A

MCH CORE S0
M72/78
POWER BUDGET
CR_STD:
PEAK=10.1A
AVE=7.12A
CR_E:
PEAK=10.3A
AVE=6.31A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0342	1	RES,MTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7491		CR_STD
114S0309	1	RES,MTL FILM,1/16W,8.66K,1,0402,SMD,LF	R7491		CR_E

1.25V / MCH CORE SUPPLIES


SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	74	OF 118
NONE			

1.8V S3 / MEM VTT RAILS





DDR2 Vtt Regulator



1.8V S3 / 0.9V S0 SUPPLIES
 SYNC_MASTER=K3_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

3.3V / 2.5V POWER SUPPLIES





SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE D	DRAWING NUMBER 051-7484	REV. A
	SCALE NONE	SHT 77	OF 118



	I	Rds (on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
FDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V

S3 & S0 FETs

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	NONE	SHT	78 OF 118

Page Notes

Power aliases required by this page:
 - =PP12V_S0_MXM
 - =PP5V_S0_MXM
 - =PP1V8_S0_MXM

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

Note: PCI-E Lanes are reversed to untangle routes
 Need to stuff config strap using BOM option NBCFG_PEG_REVERSE
 Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT



MXM PCI-E & PWR
 SYNC_MASTER=K3_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	REV.
NONE	84	118	

Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP2V5_S0_MXM



Signal aliases required by this page:
 - =SMB_GPU_THRM_DATA
 - =SMB_GPU_THRM_CLK

BOM options provided by this page:
 24_INCH_LCD

MXM SPEC POWER REQUIREMENTS
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

MXM SYSTEM INFORMATION ROM



MXM I/O

SYNC_MASTER=K3_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT 85 OF 118		
NONE			


Page Notes

Power aliases required by this page:
 - =PPV_S0_LCD_24INCH
 - =PPV_S0_LCD_20INCH
 - =PP3V3_S0_VIDEO

Signal aliases required by this page:
 (NONE)



BOM options provided by this page:
 20_INCH_LCD, 24_INCH_LCD

LCD (LVDS) INTERFACE



INVERTER INTERFACE

INVERTER CONNECTOR INCORPORATED INTO AC/DC CONNECTOR



Panel has 4.7K DDC pull-ups
 MXM also has 2.2K pull-ups

INTERNAL DISPLAY CONNS


SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7484	REV. A
	SCALE NONE	SHT 90	OF 118



ANALOG FILTERING
PLACE CLOSE TO CONNECTOR


VIDEO_MUX_SEL	OUT
1	CRT
0	TV

PLACE U9120 NEAR GMCH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1700	1	QUAD SPST HIGH-BANDWIDTH VIDEO SWITCH, LOW ON-RES	U9130	CRITICAL	

Analog Video Support
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	91	118	



DVI DDC CURRENT LIMIT DVI INTERFACE
(55mA requirement per DVI spec)

DON'T USE M51 SPECIFIC: 514S0129
APPLE PN: 514S0204
OMIT
CRITICAL
J9410
MINI-DVI-M72
F-ST-SM1


FOR IMAGE PLANE, THE SHELL PINS OF THE CONNECTOR ARE ALIASED DIRECTLY TO DIGITAL GROUND IF CAPS ARE NECESSARY LATER, THEY SHOULD BE ADDED TO THE PAGE WHERE SIGNAL =GND_CHASSIS_DVI IS CONNECTED

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514S0204	1	CONN,RCPT,MINI_DVI,SMT,14 DGE	32P J9410	CRITICAL	

External Display Conns
SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	94 OF 118	
NONE			



MLB: AUDIO CONNECTOR
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	98	118	

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	*	*	SPACING_0.2MM
FSB_ADSTB	*	*	SPACING_0.3MM
FSB_DATA	*	*	SPACING_0.2MM
FSB_DSTB	*	*	SPACING_0.3MM
FSB_COMMON	*	*	SPACING_0.2MM

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CPU_55S	*	55_OHM_SE
CPU_27P4S	*	27P4_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_2T01	*	*	SPACING_0.2MM
CPU_COMP	*	*	SPACING_0.6MM
CPU_GTLREF	*	*	SPACING_0.6MM
CPU_ITP	*	*	SPACING_0.2MM
CPU_VCCSENSE	*	*	SPACING_0.6MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB BREQ0 L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB DBSY L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB DEFER L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRY L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB HIT L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB HITM L	7 10 14
FSB_COMMON_2P1	FSB_55S	FSB_COMMON	FSB LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L	10 14
FSB_CPURST_1	FSB_55S	FSB_COMMON	FSB CPURST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..1>	10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB D L<0>	7 10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..17>	10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB D L<16>	7 10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..42>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB D L<41>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<40..32>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..60>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB D L<59>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<58..48>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..7>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB A L<5..3>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB A L<6>	7 10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..28>	10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<26..17>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR	FSB A L<27>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
CPU_FERR_1	CPU_55S		CPU FERR L	10
CPU_FERR_1	CPU_55S		CPU FERR L	10 23
CPU_PROCHOT_1	CPU_55S	CPU_2T01	CPU PROCHOT L	10 50 55
CPU_FWRGD	CPU_55S		CPU FWRGD	7 10 13 23
CPU_INTR	CPU_55S		CPU INTR	7 10 23
CPU_NMI	CPU_55S		CPU NMI	7 10 23
CPU_A20M_L	CPU_55S		CPU A20M L	7 10 23
CPU_DPSLP_L	CPU_55S		CPU DPSLP L	10 23
CPU_IGNNE_L	CPU_55S		CPU IGNNE L	7 10 23
CPU_INIT_L	CPU_55S		CPU INIT L	7 10 23 51
CPU_SMI_L	CPU_55S		CPU SMI L	7 10 23
CPU_STPCLK_L	CPU_55S		CPU STPCLK L	7 10 23
PM_THRNTRIP_1	CPU_55S	CPU_2T01	PM THRNTRIP L	10 16 23 50
FSB_CPUSLP_L	CPU_55S		FSB CPUSLP L	10 14
PM_DPRSLEPVR	CPU_55S	CPU_2T01	PM DPRSLEPVR	16 25 71
IMVP_DPRSLEPVR	CPU_55S	CPU_2T01	IMVP DPRSLEPVR	71
CPU_BSEL<0>	CPU_55S	CPU_2T01	CPU BSEL<0>	10 30
NB_BSEL<0>	CPU_55S	CPU_2T01	NB BSEL<0>	13 16 30
CPU_BSEL<1>	CPU_55S	CPU_2T01	CPU BSEL<1>	10 30
NB_BSEL<1>	CPU_55S	CPU_2T01	NB BSEL<1>	13 16 30
CPU_BSEL<2>	CPU_55S	CPU_2T01	CPU BSEL<2>	10 30
NB_BSEL<2>	CPU_55S	CPU_2T01	NB BSEL<2>	13 16 30
CPU_DPRSTP_L	CPU_55S	CPU_2T01	CPU DPRSTP L	10 16 23 71
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF	10
CPU_COMP<3>	CPU_55S	CPU_COMP	CPU_COMP<3>	10
CPU_COMP<2>	CPU_27P4S	CPU_COMP	CPU_COMP<2>	10
CPU_COMP<1>	CPU_55S	CPU_COMP	CPU_COMP<1>	10
CPU_COMP<0>	CPU_27P4S	CPU_COMP	CPU_COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	10 13
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	10 13
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	10 13
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	10 13
XDP_TRST_1	CPU_55S	CPU_ITP	XDP TRST L	10 13
XDP_BPM_1	CPU_55S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_15	CPU_55S	CPU_ITP	XDP BPM L<5>	10 13
CLK_FSB_100M	CLK_FSB_100M	CLK_FSB	XDP CLK_P	13 30 105
CLK_FSB_100M	CLK_FSB_100M	CLK_FSB	XDP CLK_N	13 30 105
(FSB_CPURST_1)	CPU_55S	CPU_ITP	ITP CPURST L	
CPU_VID<6..0>	CPU_55S	CPU_2T01	CPU VID<6..0>	11 12
IMVP6_VID<6..0>	CPU_55S	CPU_2T01	IMVP6 VID<6..0>	12 71
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 71
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 71
IMVP6_VSEN_P	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	71
IMVP6_VSEN_N	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	71

CPU/FSB Constraints

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE: NONE

DRAWING NUMBER: 051-7484

SHT: 100 OF 118

REV: A

PCI-Express / DMI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_100D	*	100_OHM_DIFF
DMI_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	SPACING_0.5MM
DMI	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	*	100_OHM_DIFF
CRT_55S	*	55_OHM_SE
CRT_50S	*	50_OHM_SE
TMDS_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	*	*	SPACING_0.5MM
CRT	*	*	SPACING_0.6MM
CRT	CRT	*	SPACING_0.5MM
TVDAC			
CRT_SYNC	*	*	SPACING_0.6MM
CRT_SYNC	CRT_SYNC	*	SPACING_0.5MM
TMDS	*	*	SPACING_0.5MM

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		CONSTRAINT	REF
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG_R2D P<15..0>	84
	PCIE_100D	PCIE	PEG_R2D N<15..0>	84
	PCIE_100D	PCIE	PEG_R2D C P<15..0>	15 84
	PCIE_100D	PCIE	PEG_R2D C N<15..0>	15 84
	PCIE_100D	PCIE	PEG_D2R P<15..8>	15 84
	PCIE_100D	PCIE	PEG_D2R N<15..8>	15 84
	PCIE_100D	PCIE	PEG_D2R P<7>	7 15 84
	PCIE_100D	PCIE	PEG_D2R N<7>	7 15 84
	PCIE_100D	PCIE	PEG_D2R P<6..0>	15 84
	PCIE_100D	PCIE	PEG_D2R N<6..0>	15 84
DMI_N2S	DMI_100D	DMI	DMI_N2S P<3..1>	16 24
	DMI_100D	DMI	DMI_N2S P<0>	7 16 24
	DMI_100D	DMI	DMI_N2S N<3..0>	7 16 24
	DMI_100D	DMI	DMI_S2N P<3..1>	16 24
	DMI_100D	DMI	DMI_S2N P<0>	7 16 24
	DMI_100D	DMI	DMI_S2N N<3..0>	7 16 24


NB Constraints

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT		OF
NONE	101		118

DDR2 Memory Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_45S	*	45_OHM_SE
MEM_55S	*	55_OHM_SE
MEM_70D	*	70_OHM_DIFF
MEM_85D	*	85_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	SPACING_0_6MM
MEM_CMD	*	*	SPACING_0_15MM
MEM_CTRL	*	*	SPACING_0_6MM
MEM_DATA	*	*	SPACING_0_6MM
MEM_DQS	*	*	SPACING_0_6MM
MEM_CLK	MEM_CMD	*	SPACING_0_4MM
MEM_CLK	MEM_DATA	*	SPACING_0_4MM
MEM_CLK	MEM_DQS	*	SPACING_0_4MM
MEM_CTRL	MEM_CTRL	*	SPACING_0_2MM
MEM_CTRL	MEM_CMD	*	SPACING_0_3MM
MEM_CTRL	MEM_DATA	*	SPACING_0_3MM
MEM_CTRL	MEM_DQS	*	SPACING_0_3MM
MEM_CMD	MEM_CMD	*	SPACING_0_15MM
MEM_CMD	MEM_DATA	*	SPACING_0_3MM
MEM_CMD	MEM_DQS	*	SPACING_0_3MM
MEM_DATA	MEM_DATA	*	SPACING_0_15MM
MEM_DATA	MEM_DQS	*	SPACING_0_3MM
MEM_DQS	MEM_DQS	*	SPACING_0_3MM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<1..0>	16	31
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK N<1..0>	16	31
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	16	31
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<1..0>	16	31
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	16	31
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	16	31
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A A<14..0>	16	31
MEM_B_CMD	MEM_55S	MEM_CMD	MEM A BS<2..0>	17	31
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L	17	31
MEM_B_CMD	MEM_55S	MEM_CMD	MEM A CAS L	17	31
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L	17	31
MEM_B_CMD	MEM_55S	MEM_CMD	MEM A WE L	17	31
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<6..0>	17	31
MEM_B_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM A DQ<7>	17	31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<13..8>	17	31
MEM_B_DQ_BYTE1_PP	MEM_55S	MEM_DATA	MEM A BQ<14>	17	31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15>	17	31
MEM_B_DQ_BYTE2_PP	MEM_55S	MEM_DATA	MEM A DQ<16>	17	31
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..17>	17	31
MEM_B_DQ_BYTE3_PP	MEM_55S	MEM_DATA	MEM A DQ<24>	17	31
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<25>	17	31
MEM_B_DQ_BYTE4_PP	MEM_55S	MEM_DATA	MEM A DQ<31..26>	17	31
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<38..32>	17	31
MEM_B_DQ_BYTE5_PP	MEM_55S	MEM_DATA	MEM A DQ<39>	17	31
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<46..40>	17	31
MEM_B_DQ_BYTE6_PP	MEM_55S	MEM_DATA	MEM A DQ<47>	17	31
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<53..48>	17	31
MEM_B_DQ_BYTE7_PP	MEM_55S	MEM_DATA	MEM A DQ<54>	17	31
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<55>	17	31
MEM_B_DQ_BYTE8_PP	MEM_55S	MEM_DATA	MEM A DQ<58..56>	17	31
MEM_A_DQ_BYTE8	MEM_55S	MEM_DATA	MEM A DQ<59>	17	31
MEM_B_DQ_BYTE9_PP	MEM_55S	MEM_DATA	MEM A DQ<63..60>	17	31
MEM_A_DM0	MEM_55S	MEM_DATA	MEM A DM<0>	17	31
MEM_B_DM1	MEM_55S	MEM_DATA	MEM A DM<1>	17	31
MEM_A_DM2	MEM_55S	MEM_DATA	MEM A DM<2>	17	31
MEM_B_DM3	MEM_55S	MEM_DATA	MEM A DM<3>	17	31
MEM_A_DM4	MEM_55S	MEM_DATA	MEM A DM<4>	17	31
MEM_B_DM5	MEM_55S	MEM_DATA	MEM A DM<5>	17	31
MEM_A_DM6	MEM_55S	MEM_DATA	MEM A DM<6>	17	31
MEM_B_DM7	MEM_55S	MEM_DATA	MEM A DM<7>	17	31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	7	17
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<0>	7	17
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	7	17
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<1>	7	17
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	7	17
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<2>	7	17
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	7	17
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<3>	7	17
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	7	17
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<4>	7	17
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	7	17
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<5>	7	17
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	7	17
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<6>	7	17
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	7	17
MEM_B_DQS8	MEM_85D	MEM_DQS	MEM A DQS N<7>	7	17

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
MEM_B_CLK	MEM_70D	MEM_CLK	MEM CLK P<4..3>	16	32
MEM_A_CLK	MEM_70D	MEM_CLK	MEM CLK N<4..3>	16	32
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	16	32
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<4..3>	16	32
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	16	32
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	16	32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>	16	32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>	17	32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L	17	32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM B CAS L	17	32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L	17	32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM B WE L	17	32
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<5..0>	17	32
MEM_A_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM B DQ<6>	17	32
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<7>	17	32
MEM_A_DQ_BYTE1_PP	MEM_55S	MEM_DATA	MEM B DQ<8>	17	32
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<15..9>	17	32
MEM_A_DQ_BYTE2_PP	MEM_55S	MEM_DATA	MEM B DQ<22..16>	17	32
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<23>	17	32
MEM_A_DQ_BYTE3_PP	MEM_55S	MEM_DATA	MEM B DQ<24>	17	32
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<25>	17	32
MEM_A_DQ_BYTE4_PP	MEM_55S	MEM_DATA	MEM B DQ<31..26>	17	32
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<37..32>	17	32
MEM_A_DQ_BYTE5_PP	MEM_55S	MEM_DATA	MEM B DQ<38>	17	32
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<39>	17	32
MEM_A_DQ_BYTE6_PP	MEM_55S	MEM_DATA	MEM B DQ<43..40>	17	32
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<44>	17	32
MEM_A_DQ_BYTE7_PP	MEM_55S	MEM_DATA	MEM B DQ<47..45>	17	32
MEM_B_DQ_BYTE8	MEM_55S	MEM_DATA	MEM B DQ<48>	17	32
MEM_A_DQ_BYTE8_PP	MEM_55S	MEM_DATA	MEM B DQ<55..49>	17	32
MEM_B_DQ_BYTE9	MEM_55S	MEM_DATA	MEM B DQ<61..56>	17	32
MEM_A_DQ_BYTE9_PP	MEM_55S	MEM_DATA	MEM B DQ<62>	17	32
MEM_B_DQ_BYTE10	MEM_55S	MEM_DATA	MEM B DQ<63>	17	32
MEM_A_DQ_BYTE10_PP	MEM_55S	MEM_DATA	MEM B DQ<63>	17	32
MEM_B_DM0	MEM_55S	MEM_DATA	MEM B DM<0>	17	32
MEM_A_DM1	MEM_55S	MEM_DATA	MEM B DM<1>	17	32
MEM_B_DM2	MEM_55S	MEM_DATA	MEM B DM<2>	17	32
MEM_A_DM3	MEM_55S	MEM_DATA	MEM B DM<3>	17	32
MEM_B_DM4	MEM_55S	MEM_DATA	MEM B DM<4>	17	32
MEM_A_DM5	MEM_55S	MEM_DATA	MEM B DM<5>	17	32
MEM_B_DM6	MEM_55S	MEM_DATA	MEM B DM<6>	17	32
MEM_A_DM7	MEM_55S	MEM_DATA	MEM B DM<7>	17	32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	7	17
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<0>	7	17
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	7	17
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<1>	7	17
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	7	17
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<2>	7	17
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	7	17
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<3>	7	17
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	7	17
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<4>	7	17
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	7	17
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<5>	7	17
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	7	17
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<6>	7	17
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	7	17
MEM_A_DQS8	MEM_85D	MEM_DQS	MEM B DQS N<7>	7	17

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2


Memory Constraints

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	102	118	

Disk Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
IDE_55S	*	55_OHM_SE
SATA_55S	*	55_OHM_SE
SATA_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
IDE	*	*	SPACING_0.18MM
SATA	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HDA_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	SPACING_0.18MM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_60S	*	55_OHM_SE
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	SPACING_0.5MM

DG SAYS MINIMUM SPACING 50 MILS FROM USB TO CLOCKS

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_55S	*	55_OHM_SE
SPI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SPACING_0.3MM
SPI	*	*	SPACING_0.18MM

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IDE_FDD	IDE_55S	IDE	IDE_FDD<15..10>	23 44
IDE_FDD_SP	IDE_55S	IDE	IDE_FDD<9>	7 23 44
IDE_FDD	IDE_55S	IDE	IDE_FDD<8..0>	23 44
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L	23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L	23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW L	23 44
IDE_PDIOR	IDE_55S	IDE	IDE_PDIOR L	7 23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK L	23 44
IDE_PDDREQ	IDE_55S	IDE	IDE_PDDREQ	23 44
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY	7 23 44
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14	23 44
ODD_RST_5VTOL	IDE_55S	IDE	ODD_RST_5VTOL L	24 44
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_N	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_P	45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_N	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_N	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_P	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_N	45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_N	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_N	23 45
SATA_BIAS	SATA_55S	SATA	SATA_BIAS	45
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	23 98
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK_R	23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	23 98
HDA_SYNC	HDA_55S	HDA	HDA_SYNC_R	23
HDA_RST_L	HDA_55S	HDA	HDA_RST_L	23 98
HDA_RST_L	HDA_55S	HDA	HDA_RST_L_R	23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	23 98
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN_CODEC	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT_R	23
USB_EXT_A	USB_90D	USB	USB_EXT_A_P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A_N	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A_MUXED_P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A_MUXED_N	24 46
USB_MINI	USB_90D	USB	USB_MINI_P	24 34
USB_MINI	USB_90D	USB	USB_MINI_N	24 34
USB_EXTD	USB_90D	USB	USB_EXTD_P	24 46
USB_EXTD	USB_90D	USB	USB_EXTD_N	24 46
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	7 24 47
USB_CAMERA	USB_90D	USB	USB_CAMERA_N	7 24 47
USB_BT	USB_90D	USB	USB_BT_P	7 24 47
USB_BT	USB_90D	USB	USB_BT_N	7 24 47
USB_TPAD	USB_90D	USB	USB_TPAD_P	24 47
USB_TPAD	USB_90D	USB	USB_TPAD_N	24 47
USB_IR	USB_90D	USB	USB_IR_P	7 24 47
USB_IR	USB_90D	USB	USB_IR_N	7 24 47
USB_EXTB	USB_90D	USB	USB_EXTB_P	24 46
USB_EXTB	USB_90D	USB	USB_EXTB_N	24 46
USB_EXCARD	USB_90D	USB	USB_EXCARD_P	24 47
USB_EXCARD	USB_90D	USB	USB_EXCARD_N	24 47
USB_EXTC	USB_90D	USB	USB_EXTC_P	24 46
USB_EXTC	USB_90D	USB	USB_EXTC_N	24 46
USB_RBIAS	USB_60S	USB	USB_RBIAS	24
SMB_SB_SCT	SMB_55S	SMB	SMB_CLK	25 52
SMB_SB_SCT	SMB_55S	SMB	SMB_DATA	25 52
SMB_SB_ME_SCT	SMB_55S	SMB	SMB_ME_CLK	25 52
SMB_SB_ME_SCT	SMB_55S	SMB	SMB_ME_DATA	25 52
SPI_SCLK	SPI_55S	SPI	SPI_SCLK_R	24 61
SPI_SCLK	SPI_55S	SPI	SPI_SCLK	7 61
SPI_A_SCLK	SPI_55S	SPI	SPI_A_SCLK_R	24 61
SPI_B_SCLK	SPI_55S	SPI	SPI_B_SCLK_R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI_R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI	61
SPI_A_SI	SPI_55S	SPI	SPI_A_SI_R	61
SPI_B_SI	SPI_55S	SPI	SPI_B_SI_R	61
SPI_SO	SPI_55S	SPI	SPI_A_SO_R	7 24 61
SPI_SO	SPI_55S	SPI	SPI_A_SO	7 61
SPI_B_SO	SPI_55S	SPI	SPI_B_SO_R	7 61
SPI_B_SO	SPI_55S	SPI	SPI_B_SO	7 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE_R_L<0>	24 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE_L<0>	7 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE_R_L<1>	24 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE_L<1>	7 61

SB Constraints (1 of 2)

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	103	118	

PCI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	*	*	STANDARD

CHANGED TO 0.1MM SPACING AS THERE ARE NO PCI DEVICES

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLINK_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK	*	*	SPACING_0.18MM
CLINK_VREF	*	*	SPACING_0.3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_12MIL	*	=STANDARD	0.3 MM	0.125 MM	7.5 MM	=STANDARD	=STANDARD

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	*	*	SPACING_0.5MM
ENET_MDI	ENET_MDI_TERM	*	SPACING_0.2MM

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCI_55S	PCI	PCI_AD<18..0>	24 28
	PCI_55S	PCI	PCI_AD<19>	24 28
	PCI_55S	PCI	PCI_AD<20>	24 28
	PCI_55S	PCI	PCI_AD<31..21>	24 28
	PCI_55S	PCI	PCI_PAR	24 28
	PCI_55S	PCI	PCI_C_BE_L<3..0>	24 28
	PCI_55S	PCI	PCI_IRDY_L	24
	PCI_55S	PCI	PCI_DEVSEL_L	24
	PCI_55S	PCI	PCI_PERR_L	24
	PCI_55S	PCI	PCI_LOCK_L	24
	PCI_55S	PCI	PCI_SERR_L	24 28
	PCI_55S	PCI	PCI_STOP_L	24
	PCI_55S	PCI	PCI_TRDY_L	24
	PCI_55S	PCI	PCI_FRAME_L	24
	PCI_55S	PCI	PCI_FW_REQ_L	24
	PCI_55S	PCI	PCI_FW_GNT_L	24
	PCI_55S	PCI	PCI_REQ1_L	7 24
	PCI_55S	PCI	PCI_GNT1_L	7 24
	PCI_55S	PCI	PCI_REQ2_L	7 24
	PCI_55S	PCI	PCI_GNT2_L	7 24
	INT_PIRQA_L	PCI	INT_PIRQA_L	24
	INT_PIRQB_L	PCI	INT_PIRQB_L	24
	INT_PIRQC_L	PCI	INT_PIRQC_L	24
	INT_PIRQD_L	PCI	INT_PIRQD_L	24
	INT_PIRQA_L	PCI	INT_PIRQA_L	24 98
	INT_PIRQF_L	PCI	INT_PIRQF_L	24
	PCIE_A_R2D	PCIE	PCIE_MINI_R2D_C_P	24 34
	PCIE_A_R2D	PCIE	PCIE_MINI_R2D_C_N	24 34
	PCIE_A_D2R	PCIE	PCIE_MINI_D2R_P	7 24 34
	PCIE_A_D2R	PCIE	PCIE_MINI_D2R_N	7 24 34
	PCIE_B_R2D	PCIE	PCIE_ENET_R2D_C_P	24 37
	PCIE_B_R2D	PCIE	PCIE_ENET_R2D_C_N	24 37
	PCIE_B_D2R	PCIE	PCIE_ENET_D2R_P	7 24 37
	PCIE_B_D2R	PCIE	PCIE_ENET_D2R_N	7 24 37
	PCIE_B_R2D	PCIE	PCIE_FW_R2D_C_P	40 42
	PCIE_B_R2D	PCIE	PCIE_FW_R2D_C_N	40 42
	PCIE_B_D2R	PCIE	PCIE_FW_D2R_P	7 40 42
	PCIE_B_D2R	PCIE	PCIE_FW_D2R_N	7 40 42
	GLAN_COMP		GLAN_COMP	23
	CLINK_NB	CLINK_55S	CLINK_NB_CLK	7 16 25
	CLINK_NB	CLINK_55S	CLINK_NB_DATA	7 16 25
	CLINK_NB_RESET_L	CLINK_55S	CLINK_NB_RESET_L	16 25
	NB_CLINK_VREF	CLINK_12MIL	NB_CLINK_VREF	16
	SB_CLINK_VREF0	CLINK_12MIL	SB_CLINK_VREF0	25
	SB_CLINK_VREF1	CLINK_12MIL	SB_CLINK_VREF1	25
		D2R	PPIV9_ENET_PHY_AVDD	37
		ENET_MDI_TERM	ENET_MDI0	37
		ENET_MDI_TERM	ENET_MDI1	37
		ENET_MDI_TERM	ENET_MDI2	37
		ENET_MDI_TERM	ENET_MDI3	37
	ENET_MDI0	ENET_100D	ENET_MDI_P<0>	37 39
	ENET_MDI0	ENET_100D	ENET_MDI_N<0>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_P<1>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_N<1>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_P<2>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_N<2>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_P<3>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_N<3>	37 39

SB Constraints (2 of 2)

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7484	A
SCALE	SHT	OF
NONE	104	118

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_FSB_100D	*	100_OHM_DIFF
CLK_PCIE_100D	*	100_OHM_DIFF
CLK_MED_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	*	*	CLK_SPACING_0.6MM
CLK_PCIE	*	*	CLK_SPACING_0.5MM
CLK_MED	*	*	CLK_SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	29 30
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	29 30
CK505_PCIE0	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK_ITPEN	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE5_CLK_FCTSEL	29 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_48M_FSA	29 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_REF0_FSC	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	29 30
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	29 30
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	29 30
CK505_SRC9	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	29 30
CK505_SRC9	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	29 30
CK505_SRC10	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	29 30
CK505_SRC10	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	29 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	7 10 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	7 10 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	7 14 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	7 14 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	13 30 100
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	13 30 100
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	7 30 51
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	7 24 30
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	7 30 49
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_PCI4 is project-specific	
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_PCI5 is project-specific	
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTRL	7 25 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	7 25 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P	30 85
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N	30 85
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	7 24 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	7 24 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P	7 30 40
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N	7 30 40
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	7 23 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	7 23 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	7 16 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	7 16 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	30 34
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	30 34
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 30 37
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 30 37

Clock Constraints

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D DRAWING NUMBER: 051-7484 REV.: A
	SCALE: NONE SHEET: 105 OF 118

FireWire Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FW_110D	*	110_OHM_DIFF
FW_110D	BGA_P1MM	110_OHM_DIFF_ESCAPE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FW_TP	*	*	SPACING_0.3MM

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_0_TPA	FW_110D	FW_TP	FW_PORT0_TPA_P 43
	FW_110D	FW_TP	FW_PORT0_TPA_N 43
FW_0_TPB	FW_110D	FW_TP	FW_PORT0_TPB_P 43
	FW_110D	FW_TP	FW_PORT0_TPB_N 43
FW_1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_N 43
FW_1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_N 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_N 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_N 43
Port 2 Not Used			

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL 52
SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA 52
SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL 52
SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA 52
SMBUS_SMC_O_S0_SCL	SMB_55G	SMB	SMBUS_SMC_O_S0_SCL 52
SMBUS_SMC_O_S0_SDA	SMB_55G	SMB	SMBUS_SMC_O_S0_SDA 52
SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL 52
SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA 52
SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL 52
SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA 52

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	900
PWR	*	=STANDARD	900

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PWR	*	PWR_P2MM
MEM_CMD	PWR	*	PWR_P2MM
MEM_CTRL	PWR	*	PWR_P2MM
MEM_DATA	PWR	*	PWR_P2MM
MEM_DQS	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK_VREF	GND	*	GND_P2MM
CLK_MED	GND	*	GND_P2MM
CLK_PCIE	GND	*	GND_P2MM
DMI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	PWR	*	PWR_P2MM
DMI	PWR	*	PWR_P2MM
SATA	PWR	*	PWR_P2MM
USB	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	SPACING_0.4MM
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
SMS	*	*	SPACING_0.3MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM
ENET_MDI	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_MED	PWR	*	GND_P2MM

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING	PROPERTY	ROW
	PHYSICAL	SPACING			
TMDS_DATA	TMDS_100P	TMDS	TMDS DATA P<3..0>		85 94
TMDS_100N	TMDS	TMDS	TMDS DATA N<3..0>		85 94
TMDS_CLK	TMDS_100P	TMDS	TMDS CLK P		85 94
TMDS_100N	TMDS	TMDS	TMDS CLK N		85 94
TMDS_100P	TMDS	TMDS	TMDS CONN DP<3..0>		94
TMDS_100N	TMDS	TMDS	TMDS CONN DN<3..0>		94
TMDS_100P	TMDS	TMDS	TMDS CONN CLKP		94
TMDS_100N	TMDS	TMDS	TMDS CONN CLKN		94
(USB_EXT_A)	USB_80P	USB	USB PORT0 P		46
(USB_EXT_B)	USB_80P	USB	USB PORT0 N		46
(USB_EXTB)	USB_80P	USB	USB PORT1 P		46
(USB_EXTR)	USB_80P	USB	USB PORT1 N		46
(USB_EXTC)	USB_80P	USB	USB PORT2 P		46
(USB_EXTC)	USB_80P	USB	USB PORT2 N		46
(USB_EXTD)	USB_80P	USB	USB C MIXED P		46
(USB_EXTD)	USB_80P	USB	USB C MIXED N		46
(USB_CAMERA)	USB_80P	USB	USB CAMERA L P		47
(USB_CAMERA)	USB_80P	USB	USB CAMERA L N		47
(USB_IR)	USB_80P	USB	USB IR L P		47
(USB_IR)	USB_80P	USB	USB IR L N		47
LVDS_A_CLK	LVDS_100P	LVDS	LVDS L CLK P		85 90
LVDS_A_CLK	LVDS_100P	LVDS	LVDS L CLK N		85 90
LVDS_A_DATA	LVDS_100P	LVDS	LVDS L DATA P<3..0>		85 90
LVDS_A_DATA	LVDS_100P	LVDS	LVDS L DATA N<3..0>		85 90
LVDS_B_CLK	LVDS_100P	LVDS	LVDS U CLK P		85 90
LVDS_B_CLK	LVDS_100P	LVDS	LVDS U CLK N		85 90
LVDS_B_DATA	LVDS_100P	LVDS	LVDS U DATA P<3..0>		85 90
LVDS_B_DATA	LVDS_100P	LVDS	LVDS U DATA N<3..0>		85 90
PCIE_100P	PCIE	PCIE	PCIE FW R2D N		7 40
PCIE_100P	PCIE	PCIE	PCIE FW R2D P		7 40
PCIE_100P	PCIE	PCIE	PCIE FW D2R C N		40
PCIE_100P	PCIE	PCIE	PCIE FW D2R C P		40
PCIE_100P	PCIE	PCIE	PCIE ENET R2D P		7 37
PCIE_100P	PCIE	PCIE	PCIE ENET R2D N		7 37
PCIE_100P	PCIE	PCIE	PCIE ENET D2R C P		37
PCIE_100P	PCIE	PCIE	PCIE ENET D2R C N		37
PCIE_100P	PCIE	PCIE	PCIE MINI R2D N		14
PCIE_100P	PCIE	PCIE	PCIE MINI R2D P		14
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<0>		39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<0>		39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<1>		39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<1>		39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<2>		39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<2>		39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<3>		39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<3>		39
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<0>		
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<0>		
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<1>		
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<1>		
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<2>		
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<2>		
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<3>		
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<3>		
CRT_50S	CRT	CRT	GPU_TV_COMP		85 91
CRT_50S	CRT	CRT	GPU_TV_C		85 91
CRT_50S	CRT	CRT	GPU_TV_Y		85 91
CRT_RED	CRT	CRT	GPU_RED		85 91
CRT_GREEN	CRT	CRT	GPU_GRN		85 91
CRT_BLUE	CRT	CRT	GPU_BLU		85 91
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_H2SYNC		85 91
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_V2SYNC		85 91
CRT_SYNC	CRT_55S	CRT_SYNC	VGA_HSYNC		91 94
CRT_SYNC	CRT_55S	CRT_SYNC	VGA_VSYNC		91 94
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_HSYNC		
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_VSYNC		
CRT_50S	CRT	CRT	VIDEO_MUX_RED		91
CRT_50S	CRT	CRT	VIDEO_MUX_GRN		91
CRT_50S	CRT	CRT	VIDEO_MUX_BLU		91
CRT_55S	CRT	CRT	VGA_RED		91 94
CRT_55S	CRT	CRT	VGA_GRN		91 94
CRT_55S	CRT	CRT	VGA_BLU		91 94
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_P		55
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_N		55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_P		55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_N		55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_P		10 55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_N		10 55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_P		55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_N		55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_P		55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_N		55

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	ROW
	PHYSICAL	SPACING		
IMVP6	SWITCHNODE		IMVP6_PHASE1	71
IMVP6	SWITCHNODE		IMVP6_PHASE2	71
IMVP6	SWITCHNODE		IMVP6_PHASE3	72
IMVP6	SWITCHNODE		1V05REG_SWITCHNODE	73
IMVP6	SWITCHNODE		1V55REG_SWITCHNODE	73
IMVP6	SWITCHNODE		MCH_CORES0_SWITCHNODE	74
IMVP6	SWITCHNODE		1V25REG_SWITCHNODE	74
IMVP6	SWITCHNODE		1V8S3_PHASE	75
IMVP6	SWITCHNODE		5V55_SW	76
IMVP6	SWITCHNODE		3V3S3_SW	76
IMVP6	SWITCHNODE		P3V3S5_SW	77
IMVP6	SMS		SMS_X_AXIS	48
IMVP6	SMS		SMS_Y_AXIS	48
IMVP6	SMS		SMS_Z_AXIS	48

M72/M78 SPECIFIC CONSTRAINTS

SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	108	118	

M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.340 MM	0.340 MM			
27F4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DEFAULT	*	0.1 MM	?	*	*	BGA_P1MM	BGA_P1MM
STANDARD	*	=DEFAULT	?	MEM_CLK	*	BGA_P1MM	BGA_P2MM
BGA_P1MM	*	=DEFAULT	?	CLK_FSB	*	BGA_P1MM	BGA_P2MM
BGA_P2MM	*	=DEFAULT	?	CLK_PCIE	*	BGA_P1MM	BGA_P2MM
BGA_P3MM	*	=DEFAULT	?	CLK_MRD	*	BGA_P1MM	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM
SPACING_0.15MM	*	0.15 MM	?				
SPACING_0.18MM	*	0.18 MM	?				

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPACING_0.2MM	*	0.2 MM	?
SPACING_0.25MM	*	0.25 MM	?
SPACING_0.3MM	*	0.3 MM	?
SPACING_0.4MM	*	0.4 MM	?
SPACING_0.5MM	*	0.5 MM	?
SPACING_0.6MM	*	0.6 MM	?
SWITCHNODE	*	0.6 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
CLK_SPACING_0.5MM	TOP, BOTTOM	0.2 MM	?
CLK_SPACING_0.6MM	TOP, BOTTOM	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF_ESCAPE	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF_ESCAPE	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.250 MM	0.250 MM
110_OHM_DIFF_ESCAPE	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.15 MM	0.15 MM			
50_OHM_SE	*	Y	0.120 MM	0.120 MM	=STANDARD	=STANDARD	=STANDARD

M72/M78 RULE DEFINITIONS
 SYNC_MASTER=K2_MLB SYNC_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7484	A
SCALE	SHT	OF	
NONE	109	118	

8			7			6			5			4			3			2			1		
IMVP6_DFB	IMVP6_DFB	71A8 71B5	IMVP6_DFB	IMVP6_DFB	71A8 71B5	IMVP6_DFB	IMVP6_DFB	71A8 71B5	IMVP6_DFB	IMVP6_DFB	71A8 71B5	IMVP6_DFB	IMVP6_DFB	71A8 71B5	IMVP6_DFB	IMVP6_DFB	71A8 71B5	IMVP6_DFB	IMVP6_DFB	71A8 71B5	IMVP6_DFB	IMVP6_DFB	71A8 71B5

D

C

B

A

D

C

B

A

8		7		6		5		4		3		2		1	
Title: Cref Part Report				C2174 CAP_603		C3310 CAP_402		C4335 CAP_603-1		C4335 CAP_603-1					
Design: mlb				C2177 CAP_603		C3312 CAP_402		C4350 CAP_402		C4350 CAP_402					
Date: Jan 8 14:44:54 2008				C2180 CAP_402		C3330 CAP_402		C4354 CAP_402		C4354 CAP_402					
				C2181 CAP_805		C3332 CAP_402		C4360 CAP_402		C4360 CAP_402					
				C2182 CAP_402		C3334 CAP_402		C4364 CAP_402		C4364 CAP_402					
				C2183 CAP_805		C3336 CAP_402		C4404 CAP_402		C4404 CAP_402					
C600 CAP_402		mlb[6D7]		C2184 CAP_402		C3338 CAP_402		C4405 CAP_402		C4405 CAP_402					
C623 CAP_805		mlb[6D7]		C2190 CAP_603		C3340 CAP_402		C4406 CAP_805		C4406 CAP_805					
C624 CAP_1210		mlb[6D8]		C2191 CAP_402		C3342 CAP_402		C4406 CAP_805		C4406 CAP_805					
C625 CAP_P_6_3X5.5-SM		mlb[6D8]		C2192 CAP_402		C3344 CAP_402		C4511 CAP_402		C4511 CAP_402					
C626 CAP_402		mlb[6D8]		C2195 CAP_603		C3346 CAP_402		C4515 CAP_402		C4515 CAP_402					
C627 CAP_402		mlb[6D8]		C2196 CAP_805		C3348 CAP_402		C4516 CAP_402		C4516 CAP_402					
C628 CAP_402		mlb[6D6]		C2197 CAP_402		C3350 CAP_402		C4600 CAP_P_CASE-D2-LF		C4600 CAP_P_CASE-D2-LF					
C629 CAP_402		mlb[6D7]		C2200 CAP_402		C3352 CAP_402		C4601 CAP_402		C4601 CAP_402					
C630 CAP_402		mlb[6D6]		C2201 FILTER_3P_A_NFM18		C3354 CAP_402		C4602 CAP_402		C4602 CAP_402					
C631 CAP_402		mlb[6D6]		C2213 CAP_603		C3356 CAP_402		C4603 CAP_402		C4603 CAP_402					
C701 CAP_402		mlb[7C6]		C2500 CAP_402		C3358 CAP_402		C4604 CAP_402		C4604 CAP_402					
C702 CAP_402		mlb[7C5]		C2501 CAP_402		C3360 CAP_402		C4605 CAP_402		C4605 CAP_402					
C703 CAP_402		mlb[7C5]		C2600 CAP_402		C3362 CAP_402		C4613 CAP_402		C4613 CAP_402					
C1000 CAP_402		mlb[10B5]		C2601 CAP_402		C3364 CAP_402		C4623 CAP_402		C4623 CAP_402					
C1200 CAP_805		mlb[12D7]		C2700 CAP_P_SM-CASE-C1		C3366 CAP_402		C4633 CAP_402		C4633 CAP_402					
C1201 CAP_805		mlb[12D6]		C2701 CAP_402		C3368 CAP_402		C4650 CAP_402		C4650 CAP_402					
C1202 CAP_805		mlb[12D6]		C2702 CAP_402		C3370 CAP_402		C4700 CAP_805-1		C4700 CAP_805-1					
C1203 CAP_805		mlb[12D6]		C2703 CAP_402-1		C3400 CAP_402		C4701 CAP_402		C4701 CAP_402					
C1204 CAP_805		mlb[12D6]		C2704 CAP_402		C3401 CAP_603		C4720 CAP_805-1		C4720 CAP_805-1					
C1205 CAP_805		mlb[12D5]		C2705 CAP_805		C3410 CAP_402		C4721 CAP_402		C4721 CAP_402					
C1206 CAP_805		mlb[12D5]		C2706 CAP_805		C3420 CAP_402		C4781 CAP_402		C4781 CAP_402					
C1207 CAP_805		mlb[12D5]		C2707 CAP_603		C3421 CAP_603		C4902 CAP_805		C4902 CAP_805					
C1208 CAP_805		mlb[12D4]		C2708 CAP_603		C3430 CAP_402		C4903 CAP_402		C4903 CAP_402					
C1209 CAP_805		mlb[12D4]		C2711 CAP_402		C3431 CAP_402		C4904 CAP_402		C4904 CAP_402					
C1210 CAP_805		mlb[12C7]		C2712 CAP_402		C3700 CAP_603		C4905 CAP_402		C4905 CAP_402					
C1211 CAP_805		mlb[12C6]		C2714 CAP_402		C3701 CAP_402		C4906 CAP_402		C4906 CAP_402					
C1212 CAP_805		mlb[12C6]		C2715 CAP_402		C3702 CAP_402		C4907 CAP_402		C4907 CAP_402					
C1213 CAP_805		mlb[12C6]		C2717 CAP_402		C3703 CAP_402		C4920 CAP_402		C4920 CAP_402					
C1214 CAP_805		mlb[12C6]		C2718 CAP_402		C3704 CAP_402		C5000 CAP_402		C5000 CAP_402					
C1215 CAP_805		mlb[12C5]		C2719 CAP_402		C3705 CAP_402		C5001 CAP_402		C5001 CAP_402					
C1216 CAP_805		mlb[12C5]		C2721 CAP_402		C3706 CAP_402		C5010 CAP_402		C5010 CAP_402					
C1217 CAP_805		mlb[12C5]		C2722 CAP_402		C3707 CAP_402		C5020 CAP_402		C5020 CAP_402					
C1218 CAP_805		mlb[12C4]		C2723 CAP_402		C3708 CAP_402		C5021 CAP_402		C5021 CAP_402					
C1219 CAP_805		mlb[12C4]		C2724 CAP_603		C3710 CAP_603		C5065 CAP_402		C5065 CAP_402					
C1220 CAP_805		mlb[12C7]		C2725 CAP_402		C3711 CAP_402		C5066 CAP_603		C5066 CAP_603					
C1221 CAP_805		mlb[12C6]		C2726 CAP_402		C3712 CAP_402		C5067 CAP_402		C5067 CAP_402					
C1222 CAP_805		mlb[12C6]		C2727 CAP_402		C3713 CAP_402		C5309 CAP_402		C5309 CAP_402					
C1223 CAP_805		mlb[12C6]		C2728 CAP_402		C3714 CAP_402		C5359 CAP_402		C5359 CAP_402					
C1224 CAP_805		mlb[12C6]		C2729 CAP_402		C3715 CAP_402		C5370 CAP_402		C5370 CAP_402					
C1225 CAP_805		mlb[12C5]		C2730 CAP_402		C3720 CAP_603		C5380 CAP_402		C5380 CAP_402					
C1226 CAP_805		mlb[12B7]		C2731 CAP_402		C3721 CAP_402		C5381 CAP_402		C5381 CAP_402					
C1227 CAP_805		mlb[12B6]		C2732 CAP_603		C3722 CAP_402		C5382 CAP_402		C5382 CAP_402					
C1228 CAP_805		mlb[12B6]		C2733 CAP_603		C3723 CAP_402		C5383 CAP_402		C5383 CAP_402					
C1229 CAP_805		mlb[12B6]		C2734 CAP_402		C3724 CAP_402		C5384 CAP_402		C5384 CAP_402					
C1230 CAP_805		mlb[12B6]		C2735 CAP_603		C3730 CAP_402		C5386 CAP_402		C5386 CAP_402					
C1231 CAP_805		mlb[12B5]		C2736 CAP_603		C3731 CAP_402		C5388 CAP_402		C5388 CAP_402					
C1235 CAP_P_6_3X8-SM		mlb[12A3]		C2737 CAP_402		C3735 CAP_402		C5500 CAP_402		C5500 CAP_402					
C1236 CAP_402		mlb[12A2]		C2738 CAP_402		C3736 CAP_402		C5501 CAP_402		C5501 CAP_402					
C1237 CAP_402		mlb[12A2]		C2739 CAP_805		C3740 CAP_402		C5502 CAP_805-1		C5502 CAP_805-1					
C1238 CAP_402		mlb[12A2]		C2741 CAP_402		C3742 CAP_402		C5503 CAP_402		C5503 CAP_402					
C1239 CAP_402		mlb[12A2]		C2805 CAP_402		C3744 CAP_402		C5510 CAP_402		C5510 CAP_402					
C1240 CAP_402		mlb[12A1]		C2808 CAP_402		C3746 CAP_402		C5511 CAP_402		C5511 CAP_402					
C1241 CAP_402		mlb[12A1]		C2809 CAP_402		C3750 CAP_402		C5550 CAP_402		C5550 CAP_402					
C1250 CAP_P_CASE-D2-SM1		mlb[12B7]		C2810 CAP_402		C3751 CAP_402		C5551 CAP_402		C5551 CAP_402					
C1251 CAP_P_CASE-D2-SM1		mlb[12B6]		C2811 CAP_402		C3780 CAP_402		C5560 CAP_402		C5560 CAP_402					
C1252 CAP_P_CASE-D2-SM1		mlb[12B5]		C2900 CAP_402		C3800 CAP_805		C5570 CAP_402		C5570 CAP_402					
C1253 CAP_P_CASE-D2-SM1		mlb[12B5]		C2901 CAP_603		C3801 CAP_402		C5580 CAP_402		C5580 CAP_402					
C1254 CAP_P_CASE-D2-SM1		mlb[12B6]		C2902 CAP_402		C3802 CAP_805		C5601 CAP_805		C5601 CAP_805					
C1255 CAP_P_CASE-D2-SM1		mlb[12B5]		C2903 CAP_402		C3803 CAP_603		C5602 CAP_P_6_3X5.5SM1		C5602 CAP_P_6_3X5.5SM1					
C1280 CAP_603		mlb[12B3]		C2904 CAP_402		C3804 CAP_402		C5667 CAP_805		C5667 CAP_805					
C1281 CAP_402		mlb[12B2]		C2905 CAP_402		C3805 CAP_603		C5701 CAP_P_6_3X5.5SM1		C5701 CAP_P_6_3X5.5SM1					
C1300 CAP_402		mlb[13B5]		C2906 CAP_402		C3810 CAP_805		C5702 CAP_805		C5702 CAP_805					
C1301 CAP_402		mlb[13B4]		C2907 CAP_603		C3811 CAP_402		C5703 CAP_P_6_3X5.5SM1		C5703 CAP_P_6_3X5.5SM1					
C1410 CAP_402		mlb[14A6]		C2908 CAP_402		C3812 CAP_805		C6100 CAP_402		C6100 CAP_402					
C1425 CAP_402		mlb[14A7]		C2909 CAP_402		C3813 CAP_603		C7000 CAP_402		C7000 CAP_402					
C1615 CAP_402		mlb[16C3]		C2910 CAP_603		C3814 CAP_402		C7001 CAP_402		C7001 CAP_402					
C1616 CAP_402		mlb[16C3]		C2911 CAP_402		C3815 CAP_603		C7002 CAP_402		C7002 CAP_402					
C1622 CAP_603		mlb[16C1]		C2912 CAP_402		C3816 CAP_402		C7003 CAP_402		C7003 CAP_402					
C1623 CAP_402		mlb[16C1]		C2913 CAP_402		C3900 CAP_402		C7010 CAP_603		C7010 CAP_603					
C1624 CAP_603		mlb[16C1]		C2914 CAP_603		C3901 CAP_402		C7052 CAP_402		C7052 CAP_402					
C1625 CAP_402		mlb[16C1]		C2915 CAP_402		C3902 CAP_402		C7056 CAP_402		C7056 CAP_402					
C1640 CAP_402		mlb[16A3]		C2916 CAP_603		C3903 CAP_402		C7060 CAP_402		C7060 CAP_402					
C1801 CAP_402		mlb[18A4]		C2989 CAP_402		C3910 CAP_1808		C7061 CAP_402		C7061 CAP_402					
C1802 CAP_402		mlb[18A4]		C2990 CAP_402		C4000 CAP_402		C7062 CAP_402		C7062 CAP_402					
C1803 CAP_402		mlb[18A4]		C3100 CAP_603		C4001 CAP_402		C7090 CAP_402		C7090 CAP_402					
C1804 CAP_402		mlb[18A4]		C3101 CAP_603		C4010 CAP_402		C7100 CAP_402		C7100 CAP_402					
C1805 CAP_402		mlb[18A5]		C3110 CAP_402		C4011 CAP_402		C7101 CAP_1206-1		C7101 CAP_1206-1					
C1806 CAP_402		mlb[18A5]		C3111 CAP_402		C4020 CAP_402		C7102 CAP_402		C7102 CAP_402					
C1807 CAP_402		mlb[18A5]		C3112 CAP_402		C4021 CAP_402		C7103 CAP_402		C7103 CAP_402					
C1911 CAP_402		mlb[19A3]		C3113 CAP_402		C4090 CAP_402		C7104 CAP_402		C7104 CAP_402					
C1912 CAP_402		mlb[19A3]		C3114 CAP_402		C4200 CAP_402-LF		C7105 CAP_402		C7105 CAP_402					
C1913 CAP_402		mlb[19A3]		C3115 CAP_402		C4201 CAP_402-LF		C7106 CAP_402		C7106 CAP_402					
C2100 CAP_P_6_3X8-SM		mlb[21D7]		C3116 CAP_402		C4210 CAP_402		C7107 CAP_402		C7107 CAP_402					
C2101 CAP_805		mlb[21D7]		C3117 CAP_402		C4211 CAP_402		C7108 CAP_1206-1		C7108 CAP_1206-1					
C2102 CAP_402		mlb[21D7]		C3118 CAP_402		C4212 CAP_805-1		C7109 CAP_P_TH		C7109 CAP_P_TH					
C2103 CAP_402		mlb[21D6]		C3											

	8	7	6	5	4	3	2	1				
D	C7203	CAP_402	mlb[72C2]	C7629	CAP_402	mlb[76B7]	D5600	75	L3800	IND_0805-1	mlb[38C6]	
	C7208	CAP_1206-1	mlb[72D2]	C7630	CAP_402	mlb[76A5]	D5601	DIODE_SOT23	mlb[56C4]	L3810	IND_0805-1	mlb[38B6]
	C7212	CAP_402	mlb[72C3]	C7631	CAP_402	mlb[76C7]	D5602	DIODE_SOT23	mlb[56B4]	L4200	IND_0402-LF	mlb[42D5]
	C7215	CAP_603	mlb[72C5]	C7632	CAP_402	mlb[76C2]	D5700	DIODE_SOT23	mlb[57C4]	L4210	IND_0402-LF	mlb[42B2]
	C7235	CAP_603	mlb[72D6]	C7640	CAP_1206-1	mlb[76D6]	D7100	DIODE_SCHOT_SMB	mlb[71D2]	L4211	IND_0402-LF	mlb[42B2]
	C7245	CAP_402	mlb[72C2]	C7641	CAP_1206-1	mlb[76D6]	D7101	DIODE_SCHOT_SMB	mlb[71B2]	L4300	IND_SM	mlb[43D3]
	C7247	CAP_402	mlb[72D4]	C7642	CAP_1206-1	mlb[76D6]	D7200	DIODE_SCHOT_SMB	mlb[72C3]	L4301	IND_SM	mlb[43B4]
	C7254	CAP_P_TH	mlb[72D2]	C7643	CAP_1206-1	mlb[76D6]	D7300	DIODE_SCHOT_SP_TLM83	mlb[73B6]	L4610	IND_SM	mlb[46D3]
	C7255	CAP_1206-1	mlb[72D2]	C7650	CAP_805	mlb[76B7]	3	3	L4612	FILTER_4P_L701-SM	mlb[46D3]	
	C7290	CAP_402	mlb[72C4]	C7651	CAP_P_CASE-D3L	mlb[76B8]	D7301	DIODE_SCHOT_SOT23	mlb[73C6]	L4620	IND_SM	mlb[46C6]
	C7300	CAP_P_CASE-D2-SM	mlb[73C8]	C7652	CAP_805	mlb[76B8]	D7373	DIODE_SCHOT_SP_TLM83	mlb[73B3]	L4622	FILTER_4P_L701-SM	mlb[46B6]
	C7301	CAP_805	mlb[73B8]	C7653	CAP_805	mlb[76C8]	3	3	L4630	IND_SM	mlb[46B6]	
	C7302	CAP_402	mlb[73B7]	C7654	CAP_805	mlb[76C8]	D7374	DIODE_SCHOT_SOT23	mlb[73C3]	L4632	FILTER_4P_L701-SM	mlb[46A6]
	C7303	CAP_805	mlb[73C7]	C7661	CAP_402	mlb[76B3]	D7400	DIODE_SCHOT_SP_TLM83	mlb[74B6]	L4700	IND_SM	mlb[47D6]
	C7304	CAP_805	mlb[73C8]	C7662	CAP_402	mlb[76C4]	3	3	L4701	FILTER_4P_L701-SM	mlb[47B6]	
	C7305	CAP_805	mlb[73C7]	C7664	CAP_402	mlb[76C3]	D7401	DIODE_SCHOT_SOT23	mlb[74C6]	L4710	FILTER_4P_L701-SM	mlb[47A6]
	C7310	CAP_603	mlb[73C7]	C7665	CAP_402	mlb[76B4]	D7473	DIODE_SCHOT_SP_TLM83	mlb[74B3]	L7100	IND_MSQ1211R36LE-TH	mlb[71D2]
	C7324	CAP_402	mlb[73B7]	C7666	CAP_402	mlb[76B3]	3	3	L7121	IND_MSQ1211R36LE-TH	mlb[71B2]	
	C7330	CAP_603-1	mlb[73D6]	C7668	CAP_402	mlb[76B2]	D7474	DIODE_SCHOT_SOT23	mlb[74C4]	L7200	IND_MSQ1211R36LE-TH	mlb[72C3]
	C7331	CAP_603	mlb[73C6]	C7669	CAP_402	mlb[76B2]	D7520	DIODE_SCHOT_SP_TLM83	mlb[75C4]	L7300	IND_MMDD06EZ-SM	mlb[73C7]
	C7332	CAP_402	mlb[73B5]	C7670	CAP_402	mlb[76B4]	3	3	L7360	IND_MMDD06EZ-SM	mlb[73C2]	
C7335	CAP_402	mlb[73B6]	C7680	CAP_1206-1	mlb[76D3]	D7600	DIODE_SCHOT_SP_TLM83	mlb[76B7]	L7400	IND_MMDD06EZ-SM	mlb[74C7]	
C7340	CAP_P_TH	mlb[73D7]	C7681	CAP_1206-1	mlb[76D4]	3	3	L7460	IND_IHLP5050-MMD12CE	mlb[74C2]		
C7341	CAP_1206-1	mlb[73D7]	C7682	CAP_P_SM-1	mlb[76D4]	D7601	DIODE_SCHOT_SP_TLM83	mlb[76B2]	-SM			
C7342	CAP_1206-1	mlb[73D6]	C7689	CAP_402	mlb[76B4]	3	3	L7580	IND_IHLP5050-MMD12CE	mlb[75C3]		
C7345	CAP_402	mlb[73B3]	C7690	CAP_805	mlb[76B2]	D7624	DIODE_SCHOT_SOD-323	mlb[76C6]	-SM			
C7360	CAP_603	mlb[73D2]	C7691	CAP_P_CASE-D3L	mlb[76B1]	D7664	DIODE_SCHOT_SOD-323	mlb[76C5]	L7620	IND_MMDD06EZ-SM	mlb[76B7]	
C7361	CAP_603	mlb[73D2]	C7692	CAP_P_CASE-D3L	mlb[76B1]	D7750	DIODE_SCHOT_SOD-123	mlb[77B5]	L7680	IND_MSQ12113R0LE-TH	mlb[76B2]	
C7364	CAP_402	mlb[73B2]	C7693	CAP_P_CASE-D3L	mlb[76B1]	D7810	DIODE_SCHOT_SOD-123	mlb[78C6]	L7710	IND_IHLP	mlb[77D4]	
C7370	CAP_402	mlb[73B2]	C7700	CAP_805	mlb[77B5]	D9400	ZENER_CASE425	mlb[94C1]	L9000	IND_SM	mlb[90C6]	
C7372	CAP_402	mlb[73B4]	C7705	CAP_805	mlb[77B5]	D9410	DIODE_SCHOT_SOD-123	mlb[94D6]	L9140	IND_0402	mlb[91A5]	
C7381	CAP_1206-1	mlb[73D2]	C7706	CAP_603	mlb[77B4]	DE4300	DIODE_SCHOT_SOD	mlb[43D7]	L9141	IND_0402	mlb[91B5]	
C7382	CAP_1206-1	mlb[73D2]	C7710	CAP_805	mlb[77D6]	DP4310	DIODE_DUAL_6P_SOT-36	mlb[43D4 43D3]	L9142	IND_0402	mlb[91B5]	
C7390	CAP_P_CASE-D2-SM	mlb[73C1]	C7712	CAP_402-1	mlb[77D4]	3	3	L9160	IND_0402	mlb[91B2]		
C7391	CAP_P_CASE-D2-SM	mlb[73C2]	C7715	CAP_805	mlb[77D3]	DP4311	DIODE_DUAL_6P_SOT-36	mlb[43C4 43C3]	L9161	IND_0402	mlb[91A2]	
C7392	CAP_805	mlb[73C1]	C7800	CAP_402	mlb[78D2]	3	3	L9400	FILTER_4P_SM	mlb[94D7]		
C7393	CAP_805	mlb[73C1]	C7801	CAP_402	mlb[78D2]	DP4320	DIODE_DUAL_6P_SOT-36	mlb[43B5 43B4]	L9401	FILTER_4P_SM	mlb[94D7]	
C7400	CAP_P_CASE-D2-SM	mlb[74C8]	C7810	CAP_402	mlb[78D6]	3	3	L9402	FILTER_4P_SM	mlb[94C7]		
C7401	CAP_805	mlb[74C8]	C7811	CAP_402	mlb[78D6]	DP4321	DIODE_DUAL_6P_SOT-36	mlb[43A5 43A4]	L9403	FILTER_4P_SM	mlb[94B7]	
C7402	CAP_402	mlb[74B7]	C7850	CAP_402	mlb[78B2]	3	3	L9410	IND_SM-1	mlb[94D4]		
C7403	CAP_P_CASE-D2-SM	mlb[74C7]	C7851	CAP_402	mlb[78C2]	DS4599	LED_2_0X1.25MM-SM	mlb[45C2]	LED601	LED_2_0X1.25MM-SM	mlb[6A8]	
C7404	CAP_805	mlb[74C8]	C7895	CAP_402	mlb[78B7]	F4300	FUSE_SM	mlb[43D6]	LED602	LED_2_0X1.25MM-SM	mlb[6A7]	
C7410	CAP_603	mlb[74C7]	C7896	CAP_402	mlb[78B5]	F4310	FUSE_SM	mlb[43D6]	LED603	LED_2_0X1.25MM-SM	mlb[6A6]	
C7424	CAP_402	mlb[74B7]	C7899	CAP_402	mlb[78C6]	F9410	FUSE_805	mlb[94D5]	LED604	LED_2_0X1.25MM-SM	mlb[6B7]	
C7430	CAP_603-1	mlb[74D6]	C8400	CAP_P_SM-LF	mlb[84C5]	FL4300	FILTER_4P_L701-SM	mlb[43B3]	LED3900	LED_2_0X1.25MM-SM	mlb[39A7]	
C7431	CAP_603	mlb[74C6]	C8401	CAP_805	mlb[84C7]	FL4310	FILTER_4P_L701-SM	mlb[43B3]	LED3901	LED_2_0X1.25MM-SM	mlb[39A7]	
C7432	CAP_402	mlb[74B5]	C8410	CAP_402	mlb[84C7]	J600	CON_M12RT_D_THB_M-RT	mlb[60D7]	LED3902	LED_2_0X1.25MM-SM	mlb[39B8]	
C7435	CAP_402	mlb[74B6]	C8411	CAP_402	mlb[84C7]	-TH	-TH		LED3903	LED_2_0X1.25MM-SM	mlb[39A6]	
C7440	CAP_P_TH	mlb[74D7]	C8412	CAP_402	mlb[84C4]	J1000	MEROM_BGA-SKT-P	mlb[10C3 10D7]	LED4400	LED_2_0X1.25MM-SM	mlb[44B5]	
C7441	CAP_1206-1	mlb[74D7]	C8413	CAP_402	mlb[84C4]	J1000	MEROM_BGA-SKT-P	mlb[11D3 11D7]	PP1000	PROBEPOINT_SM	mlb[7D7]	
C7442	CAP_1206-1	mlb[74D6]	C8414	CAP_402	mlb[84C4]	J1300	CON_F60ST_D_SMI_F-ST	mlb[13C4]	PP1001	PROBEPOINT_SM	mlb[7D7]	
C7445	CAP_402	mlb[74B3]	C8415	CAP_402	mlb[84C4]	-SM	-SM		PP1002	PROBEPOINT_SM	mlb[7D7]	
C7460	CAP_603-1	mlb[74D2]	C8416	CAP_402	mlb[84C3]	J2800	BATTERY_2P_SM	mlb[28D8]	PP1003	PROBEPOINT_SM	mlb[7D7]	
C7461	CAP_603	mlb[74C2]	C8420	CAP_402	mlb[84C7]	J3100	CON_F200RT_DDR2DIMM	mlb[31D5]	PP1004	PROBEPOINT_SM	mlb[7D7]	
C7464	CAP_402	mlb[74B2]	C8421	CAP_402	mlb[84C7]	3	3	PP1005	PROBEPOINT_SM	mlb[7D7]		
C7470	CAP_402	mlb[74B2]	C8422	CAP_402	mlb[84C7]	J3200	CON_F200RT_DDR2DIMM	mlb[32D5]	PP1006	PROBEPOINT_SM	mlb[7D7]	
C7472	CAP_402	mlb[74B4]	C8423	CAP_402	mlb[84C7]	3	3	PP1007	PROBEPOINT_SM	mlb[7D7]		
C7480	CAP_P_TH	mlb[74D3]	C8424	CAP_402	mlb[84B7]	J3400	CON_F52RT_D2MT_SM_F-	mlb[34C5]	PP1008	PROBEPOINT_SM	mlb[7D7]	
C7481	CAP_1206-1	mlb[74D2]	C8425	CAP_402	mlb[84B7]	RT-SM	RT-SM		PP1009	PROBEPOINT_SM	mlb[7D7]	
C7482	CAP_1206-1	mlb[74D2]	C8426	CAP_402	mlb[84B7]	J3900	CON_RJ45_8ANG_D3MT_T	mlb[39C3]	PP1010	PROBEPOINT_SM	mlb[7D7]	
C7490	CAP_P_TH1	mlb[74C2]	C8427	CAP_402	mlb[84B7]	H_F-ANG-TH	H_F-ANG-TH		PP1011	PROBEPOINT_SM	mlb[7D7]	
C7491	CAP_P_TH1	mlb[74C1]	C8428	CAP_402	mlb[84B7]	J4300	CON_F9ANG_1394B_D6MT	mlb[43C2]	PP1012	PROBEPOINT_SM	mlb[7D7]	
C7492	CAP_805	mlb[74C1]	C8429	CAP_402	mlb[84B7]	_TH_F-ANG-TH1	_TH_F-ANG-TH1		PP1013	PROBEPOINT_SM	mlb[7D7]	
C7493	CAP_805	mlb[74C1]	C8430	CAP_402	mlb[84B7]	J4301	CON_F6ANG_S3MT_1394A	mlb[43B2]	PP1014	PROBEPOINT_SM	mlb[7D7]	
C7500	CAP_603	mlb[75D5]	C8431	CAP_402	mlb[84B7]	_TH_F-ANG-TH	_TH_F-ANG-TH		PP1015	PROBEPOINT_SM	mlb[7D7]	
C7501	CAP_603	mlb[75D6]	C8432	CAP_402	mlb[84B7]	J4401	CON_M50ST_D2MT_SMI_M	mlb[44C4]	PP1016	PROBEPOINT_SM	mlb[7D7]	
C7502	CAP_603	mlb[75D6]	C8433	CAP_402	mlb[84B7]	-ST-SM	-ST-SM		PP1017	PROBEPOINT_SM	mlb[7D7]	
C7503	CAP_402	mlb[75C2]	C8434	CAP_402	mlb[84B7]	J4510	CON_M7ST_SATA_SM_M-S	mlb[45D7]	PP1018	PROBEPOINT_SM	mlb[7D7]	
C7506	CAP_402	mlb[75C8]	C8435	CAP_402	mlb[84B7]	T-SM	T-SM		PP1019	PROBEPOINT_SM	mlb[7D7]	
C7507	CAP_402	mlb[75C6]	C8436	CAP_402	mlb[84B7]	J4610	CON_F4ANG_S4MT_USB_T	mlb[46D1]	PP1020	PROBEPOINT_SM	mlb[7D7]	
C7508	CAP_603	mlb[75C7]	C8437	CAP_402	mlb[84B7]	H_F-ANG-TH1	H_F-ANG-TH1		PP1021	PROBEPOINT_SM	mlb[7C7]	
C7509	CAP_402	mlb[75D4]	C8438	CAP_402	mlb[84B7]	J4620	CON_F4ANG_S4MT_USB_T	mlb[46B4]	PP1022	PROBEPOINT_SM	mlb[7C7]	
C7510	CAP_402	mlb[75C5]	C8439	CAP_402	mlb[84B7]	H_F-ANG-TH1	H_F-ANG-TH1		PP1023	PROBEPOINT_SM	mlb[7C7]	
C7530	CAP_P_TH	mlb[75D5]	C8440	CAP_402	mlb[84B7]	J4630	CON_F4ANG_S4MT_USB_T	mlb[46A4]	PP1024	PROBEPOINT_SM	mlb[7C7]	
C7531	CAP_603	mlb[75D4]	C8441	CAP_402	mlb[84A7]	H_F-ANG-TH1	H_F-ANG-TH1		PP1025	PROBEPOINT_SM	mlb[7C7]	
C7532	CAP_P_TH	mlb[75D5]	C8442	CAP_402	mlb[84A7]	J4700	CON_M5ST_S2MT_SM_M-S	mlb[47B5]	PP1026	PROBEPOINT_SM	mlb[7C7]	
C7533	CAP_1206-1	mlb[75D5]	C8443	CAP_402	mlb[84A7]	T-SM	T-SM		PP1027	PROBEPOINT_SM	mlb[7C7]	
C7534	CAP_1206-1	mlb[75D4]	C8444	CAP_402	mlb[84A7]	J4720	CON_M4ST_S2MT_SM_M-S	mlb[47D2]	PP1028	PROBEPOINT_SM	mlb[7C7]	
C7540	CAP_805	mlb[75C3]	C8445	CAP_402	mlb[84A7]	T-SM	T-SM		PP1029	PROBEPOINT_SM	mlb[7C7]	
C7541	CAP_805	mlb[75C3]	C8446	CAP_402	mlb[84A7]	J4780	CON_M4ST_S2MT_SM_M-S	mlb[47B2]	PP1030	PROBEPOINT_SM	mlb[7C7]	
C7542	CAP_P_CASE-D2-SM	mlb[75C2]	C8447	CAP_402	mlb[84A7]	T-SM	T-SM		PP1031	PROBEPOINT_SM	mlb[7C7]	
C7543	CAP_P_CASE-D2-SM	mlb[75C2]	C8448	CAP_402	mlb[84A7]	J5010	CON_M2ST_S2MT_SM_M-S	mlb[50C6]	PP1032	PROBEPOINT_SM	mlb[7C7]	
C7544	CAP_P_CASE-D2-SM	mlb[75C2]	C8449	CAP_402	mlb[84A7]	T-SM	T-SM		PP1033	PROBEPOINT_SM	mlb[7C7]	
C7545	CAP_402	mlb[75C3]	C8450	CAP_402	mlb[84A7]	J5100	CON_F30STSM_5047_SMI	mlb[51B5]	PP1034	PROBEPOINT_SM	mlb[7C7]	
C7547	CAP_402	mlb[75D7]	C8451	CAP_402	mlb[84A7]	J5500	CON_M5ST_S2MT_SM_PN1	mlb[55D7]	PP1035	PROBEPOINT_SM	mlb[7C7]	
C7550	CAP_402	mlb[75B4]	C8500	CAP_805	mlb[85A5]	VP_M-ST-SM	VP_M-ST-SM					

	8	7	6	5	4	3	2	1
D	PP1439	PROBEPOINT_SM	mlb[7C6]	Q5700	TRA_NTHS5443T1_1206A	mlb[57D4]		
	PP1440	PROBEPOINT_SM	mlb[7C6]		-03-LF			
	PP1441	PROBEPOINT_SM	mlb[7C6]	Q5702	TRA_2N7002_SOT23-LF	mlb[57C5]		
	PP1442	PROBEPOINT_SM	mlb[7C6]	Q7006	TRA_DUAL_SSM6N15FE_S	mlb[70A7 70B6]		
	PP1443	PROBEPOINT_SM	mlb[7C6]		OT563			
	PP1444	PROBEPOINT_SM	mlb[7B6]	Q7007	TRA_DUAL_SSM6N15FE_S	mlb[70A6 70B6]		
	PP1445	PROBEPOINT_SM	mlb[7B6]		OT563			
	PP1446	PROBEPOINT_SM	mlb[7B6]	Q7100	TRA_MOSFET_NCHN_5P1_	mlb[71D3]		
	PP1447	PROBEPOINT_SM	mlb[7B6]		MLP5X6-LFFAK			
	PP1448	PROBEPOINT_SM	mlb[7B6]	Q7101	TRA_MOSFET_NCHN_5P2_	mlb[71D3]		
C	PP1449	PROBEPOINT_SM	mlb[7B6]		MLP5X6-LFFAK			
	PP1450	PROBEPOINT_SM	mlb[7B6]	Q7102	TRA_MOSFET_NCHN_5P1_	mlb[71C3]		
	PP1451	PROBEPOINT_SM	mlb[7B6]		MLP5X6-LFFAK			
	PP1452	PROBEPOINT_SM	mlb[7B6]	Q7103	TRA_MOSFET_NCHN_5P2_	mlb[71B3]		
	PP1453	PROBEPOINT_SM	mlb[7B6]		MLP5X6-LFFAK			
	PP1454	PROBEPOINT_SM	mlb[7B6]	Q7104	TRA_MOSFET_NCHN_5P2_	mlb[71C3]		
	PP1455	PROBEPOINT_SM	mlb[7B6]		MLP5X6-LFFAK			
	PP1456	PROBEPOINT_SM	mlb[7B6]	Q7105	TRA_MOSFET_NCHN_5P2_	mlb[71B3]		
	PP1457	PROBEPOINT_SM	mlb[7B6]		MLP5X6-LFFAK			
	PP1458	PROBEPOINT_SM	mlb[7B6]	Q7200	TRA_MOSFET_NCHN_5P1_	mlb[72C4]		
B	PP1459	PROBEPOINT_SM	mlb[7B6]		MLP5X6-LFFAK			
	PP1460	PROBEPOINT_SM	mlb[7B6]	Q7201	TRA_MOSFET_NCHN_5P2_	mlb[72C4]		
	PP1461	PROBEPOINT_SM	mlb[7B6]		MLP5X6-LFFAK			
	PP1462	PROBEPOINT_SM	mlb[7B6]	Q7204	TRA_MOSFET_NCHN_5P2_	mlb[72C3]		
	PP1463	PROBEPOINT_SM	mlb[7B6]		MLP5X6-LFFAK			
	PP1464	PROBEPOINT_SM	mlb[7B6]	Q7300	TRA_FMS9620S_MLP	mlb[73C6]		
	PP1465	PROBEPOINT_SM	mlb[7B6]	Q7360	TRA_FMS9620S_MLP	mlb[73C3]		
	PP1466	PROBEPOINT_SM	mlb[7B6]	Q7400	TRA_FMS9620S_MLP	mlb[74C6]		
	PP1467	PROBEPOINT_SM	mlb[7B6]	Q7460	TRA_FDM6296_MICROFET	mlb[74C3]		
	PP1468	PROBEPOINT_SM	mlb[7B6]		3X3			
A	PP1469	PROBEPOINT_SM	mlb[7B6]	Q7461	TRA_FDM6296_MICROFET	mlb[74C3]		
	PP1470	PROBEPOINT_SM	mlb[7A6]		3X3			
	PP1471	PROBEPOINT_SM	mlb[7A6]	Q7520	TRA_MOSFET_NCHN_5P1_	mlb[75D4]		
	PP1472	PROBEPOINT_SM	mlb[7A6]		MLP5X6-LFFAK			
	PP1473	PROBEPOINT_SM	mlb[7A6]	Q7521	TRA_MOSFET_NCHN_5P2_	mlb[75C4]		
	PP1474	PROBEPOINT_SM	mlb[7A6]		MLP5X6-LFFAK			
	PP1475	PROBEPOINT_SM	mlb[7A6]	Q7603	TRA_2N7002_SOT23-LF	mlb[76A6]		
	PP1476	PROBEPOINT_SM	mlb[7A6]	Q7620	TRA_FMS9620S_MLP	mlb[76C7]		
	PP1477	PROBEPOINT_SM	mlb[7A6]	Q7640	TRA_SINGLE_MOSFET_PC	mlb[53B7]		
	PP1478	PROBEPOINT_SM	mlb[7A6]		HN_SOT-23			
A	PP1479	PROBEPOINT_SM	mlb[7A6]	Q7660	TRA_MOSFET_NCHN_5P1_	mlb[76C3]		
	PP1480	PROBEPOINT_SM	mlb[7A6]		MLP5X6-LFFAK			
	PP1481	PROBEPOINT_SM	mlb[7A6]	Q7661	TRA_MOSFET_NCHN_5P2_	mlb[76B3]		
	PP1482	PROBEPOINT_SM	mlb[7A6]		MLP5X6-LFFAK			
	PP1483	PROBEPOINT_SM	mlb[7A6]	Q7800	TRA_IRF7410_SO-8	mlb[78D2]		
	PP1484	PROBEPOINT_SM	mlb[7A6]	Q7801	TRA_SINGLE_MOSFET_NC	mlb[78D3]		
	PP1485	PROBEPOINT_SM	mlb[7A6]		HN_SOT23			
	PP1486	PROBEPOINT_SM	mlb[7A6]	Q7810	TRA_IRF7410_SO-8	mlb[78D6]		
	PP1487	PROBEPOINT_SM	mlb[7A6]	Q7811	TRA_SINGLE_MOSFET_NC	mlb[78D7]		
	PP1488	PROBEPOINT_SM	mlb[7A6]		HN_SOT23			
A	PP1489	PROBEPOINT_SM	mlb[7A6]	Q7850	TRA_IRF7410_SO-8	mlb[78C2]		
	PP1490	PROBEPOINT_SM	mlb[7A6]	Q7851	TRA_SINGLE_MOSFET_NC	mlb[78B3]		
	PP1491	PROBEPOINT_SM	mlb[7A6]		HN_SOT23			
	PP1492	PROBEPOINT_SM	mlb[7A6]	Q7895	TRA_MOSFET_NCHN_8P_S	mlb[78B6]		
	PP1493	PROBEPOINT_SM	mlb[7A6]		O-8			
	PP2100	PROBEPOINT_SM	mlb[7C7]	Q7896	TRA_2N7002_SOT23-LF	mlb[78B7]		
	PP2101	PROBEPOINT_SM	mlb[7C7]	Q7897	TRA_SINGLE_MOSFET_NC	mlb[78B6]		
	PP2102	PROBEPOINT_SM	mlb[7C7]		HN_SOT23			
	PP2103	PROBEPOINT_SM	mlb[7B7]	Q9000	TRA_S13443DV_TSOP-LF	mlb[90C7]		
	PP2104	PROBEPOINT_SM	mlb[7B7]	Q9001	TRA_2N7002_SOT23-LF	mlb[90B7]		
A	PP2105	PROBEPOINT_SM	mlb[7B7]	Q9411	TRA_2N7002DW_SOT-363	mlb[94D2 94C2]		
	PP2106	PROBEPOINT_SM	mlb[7B7]	R600	RES_402	mlb[6A7]		
	PP2107	PROBEPOINT_SM	mlb[7B7]	R602	RES_402	mlb[6A8]		
	PP2108	PROBEPOINT_SM	mlb[7B7]	R604	RES_402	mlb[6B7]		
	PP2109	PROBEPOINT_SM	mlb[7B7]	R605	RES_603	mlb[6A6]		
	PP2110	PROBEPOINT_SM	mlb[7B7]	R610	RES_402	mlb[6D7]		
	PP2111	PROBEPOINT_SM	mlb[7B7]	R1002	RES_402	mlb[10D5]		
	PP2112	PROBEPOINT_SM	mlb[7B7]	R1003	RES_402	mlb[10C5]		
	PP2113	PROBEPOINT_SM	mlb[7B7]	R1004	RES_402	mlb[10C5]		
	PP2114	PROBEPOINT_SM	mlb[7B7]	R1005	RES_402	mlb[10B5]		
A	PP2115	PROBEPOINT_SM	mlb[7B7]	R1006	RES_402	mlb[10B5]		
	PP2116	PROBEPOINT_SM	mlb[7B7]	R1007	RES_402	mlb[10A4]		
	PP2117	PROBEPOINT_SM	mlb[7B7]	R1012	RES_402	mlb[10A4]		
	PP2118	PROBEPOINT_SM	mlb[7B7]	R1016	RES_402	mlb[10B1]		
	PP2119	PROBEPOINT_SM	mlb[7B7]	R1017	RES_402	mlb[10B1]		
	PP2120	PROBEPOINT_SM	mlb[7A7]	R1018	RES_402	mlb[10B1]		
	PP2121	PROBEPOINT_SM	mlb[7A7]	R1019	RES_402	mlb[10B1]		
	PP2122	PROBEPOINT_SM	mlb[7A7]	R1020	RES_402	mlb[10B7]		
	PP2123	PROBEPOINT_SM	mlb[7A7]	R1021	RES_402	mlb[10B7]		
	PP2124	PROBEPOINT_SM	mlb[7A7]	R1022	RES_402	mlb[10A7]		
A	PP2125	PROBEPOINT_SM	mlb[7A7]	R1023	RES_402	mlb[10A7]		
	PP2126	PROBEPOINT_SM	mlb[7A7]	R1024	RES_402	mlb[10A7]		
	PP2127	PROBEPOINT_SM	mlb[7A7]	R1030	RES_402	mlb[10A4]		
	PP2128	PROBEPOINT_SM	mlb[7A7]	R1100	RES_402	mlb[11B5]		
	PP2129	PROBEPOINT_SM	mlb[7A7]	R1101	RES_402	mlb[11A5]		
	PP2130	PROBEPOINT_SM	mlb[7A7]	R1190	RES_402	mlb[12C2]		
	PP2131	PROBEPOINT_SM	mlb[7A7]	R1291	RES_402	mlb[12C2]		
	PP2132	PROBEPOINT_SM	mlb[7B7]	R1292	RES_402	mlb[12C2]		
	PP2133	PROBEPOINT_SM	mlb[7B7]	R1293	RES_402	mlb[12C2]		
	PP3700	PROBEPOINT_SM	mlb[7D5]	R1294	RES_402	mlb[12C2]		
A	PP3701	PROBEPOINT_SM	mlb[7D5]	R1295	RES_402	mlb[12C2]		
	PP3702	PROBEPOINT_SM	mlb[7D5]	R1296	RES_402	mlb[12C2]		
	PP3703	PROBEPOINT_SM	mlb[7D5]	R1303	RES_402	mlb[13B2]		
	PP3704	PROBEPOINT_SM	mlb[7D5]	R1315	RES_402	mlb[13C6]		
	PP4000	PROBEPOINT_SM	mlb[7D5]	R1330	RES_402	mlb[13C5]		
	PP4001	PROBEPOINT_SM	mlb[7D5]	R1331	RES_402	mlb[13C5]		
	PP4002	PROBEPOINT_SM	mlb[7D5]	R1399	RES_402	mlb[13C7]		
	PP4003	PROBEPOINT_SM	mlb[7D5]	R1410	RES_402	mlb[14B6]		
	PP4004	PROBEPOINT_SM	mlb[7D5]	R1411	RES_402	mlb[14A6]		
	PP4900	PROBEPOINT_SM	mlb[7C5]	R1415	RES_402	mlb[14A6]		
A	PP4901	PROBEPOINT_SM	mlb[7C5]	R1420	RES_402	mlb[14B6]		
	PP4902	PROBEPOINT_SM	mlb[7C5]	R1421	RES_402	mlb[14B6]		
	PP4903	PROBEPOINT_SM	mlb[7C5]	R1425	RES_402	mlb[14A7]		
	Q600	TRA_2N7002_SOT23-LF	mlb[6A8]	R1426	RES_402	mlb[14A7]		
	Q610	TRA_2N7002_SOT23-LF	mlb[6D7]	R1510	RES_402	mlb[15D1]		
	Q3800	TRA_PBS5540Z_SOT223	mlb[38C4]	R1610	RES_402	mlb[16C2]		
	Q3810	TRA_PBS5540Z_SOT223	mlb[38A4]	R1611	RES_402	mlb[16C2]		
	Q4200	TRA_BCP69_SOT223-4	mlb[42D6]	R1620	RES_402	mlb[16C1]		
	Q4600	TRA_2N7002_SOT23-LF	mlb[46C8]	R1622	RES_402	mlb[16C1]		
	Q5077	TRA_DUAL_MMDF3904_SO	mlb[50D1 50D2]	R1624	RES_402	mlb[16C1]		
A	Q5095	TRA_2N7002DW_SOT-363	mlb[50C2 50C2]	R1630	RES_402	mlb[16B7]		
	Q5190	TRA_DUAL_MMDF3904_SO	mlb[51B3 51C4]	R1631	RES_402	mlb[16B7]		
	Q5339	TRA_2N7002_SOT23-LF	mlb[53B7]	R1640	RES_402	mlb[16A3]		
	Q5341	TRA_FDC796FN_SUPERSOT	mlb[53B6]	R1655	RES_402	mlb[16D7]		
	Q5570	TRA_2N7002DW_SOT-363	mlb[55D1 55C2]	R1659	RES_402	mlb[16D7]		
	Q5600	TRA_NTHS5443T1_1206A	mlb[56D4]	R1666	RES_402	mlb[16C7]		
	Q5602	TRA_2N7002_SOT23-LF	mlb[56D6]	R1669	RES_402	mlb[16C7]		
	Q5603	TRA_NTHS5443T1_1206A	mlb[56B4]	R1670	RES_402	mlb[16C7]		
				R1690	RES_402	mlb[16A3]		
				R1691	RES_402	mlb[16A3]		
			R2141	RES_603	mlb[21B7]			
			R2145	RES_603	mlb[21B7]			
			R2150	RES_603	mlb[21A7]			
			R2170	RES_603	mlb[21D4]			
			R2183	RES_402	mlb[21C2]			
			R2185	RES_402	mlb[21C3]			
			R2186	RES_402	mlb[21B3]			
			R2190	RES_402	mlb[21B3]			
			R2195	RES_402	mlb[21A3]			
			R2200	RES_402	mlb[22B2]			
			R2201	RES_402	mlb[22A2]			
			R2202	RES_402	mlb[22B2]			
			R2203	RES_402	mlb[22A2]			
			R2300	RES_402	mlb[23D7]			
			R2301	RES_402	mlb[23D7]			
			R2302	RES_402	mlb[23D6]			
			R2303	RES_402	mlb[23D3]			
			R2304	RES_402	mlb[23C3]			
			R2305	RES_402	mlb[23C3]			
			R2306	RES_402	mlb[23D3]			
			R2309	RES_402	mlb[23C3]			
			R2310	RES_402	mlb[23D6]			
			R2311	RES_402	mlb[23D6]			
			R2313	RES_402	mlb[23C7]			
			R2314	RES_402	mlb[23C7]			
			R2315	RES_402	mlb[23C7]			
			R2316	RES_402	mlb[23B7]			
			R2400	RES_402	mlb[24C7]			
			R2401	RES_402	mlb[24C7]			

	8	7	6	5	4	3	2	1				
D	R5033	RES_402	mlb[50B1]	R7061	RES_402	mlb[70A6]	R7710	RES_402	mlb[77D6]	U7052	MC74VHC1G08_SOT23-5- LF	mlb[70C2]
	R5034	RES_402	mlb[50B1]	R7062	RES_402	mlb[70A6]	R7711	RES_402	mlb[77D6]	U7056	MC74VHC1G08_SOT23-5- LF	mlb[70C2]
	R5035	RES_402	mlb[50B1]	R7063	RES_402	mlb[70B6]	R7712	RES_402	mlb[77D4]	U7100	ISL6260C_QFN	mlb[71C6]
	R5036	RES_402	mlb[50B1]	R7064	RES_402	mlb[70B6]	R7713	RES_402	mlb[77C4]	U7101	ISL6208_QFN	mlb[71D5]
	R5037	RES_402	mlb[50B1]	R7065	RES_402	mlb[70C6]	R7800	RES_402	mlb[78D3]	U7102	ISL6208_QFN	mlb[71C5]
	R5038	RES_402	mlb[50B1]	R7066	RES_402	mlb[70C6]	R7801	RES_402	mlb[78D3]	U7201	ISL6208_QFN	mlb[72C7]
	R5039	RES_402	mlb[50B1]	R7070	RES_402	mlb[70C7]	R7810	RES_402	mlb[78D7]	U7300	ISL6539_SSOP	mlb[73C5]
	R5040	RES_402	mlb[50B1]	R7080	RES_402	mlb[70D3]	R7811	RES_402	mlb[78D6]	U7400	ISL6539_SSOP	mlb[74C5]
	R5041	RES_402	mlb[50B1]	R7081	RES_402	mlb[70D3]	R7850	RES_402	mlb[78B3]	U7500	ISL6269_QFN	mlb[75D6]
	R5042	RES_402	mlb[50B1]	R7092	RES_402	mlb[70B3]	R7851	RES_402	mlb[78B3]	U7501	SN74VLC1G07_SCT0	mlb[75D8]
	R5043	RES_402	mlb[50B1]	R7100	RES_402	mlb[71C2]	R7870	RES_402	mlb[78C7]	U7550	LREG_BD3533FVM_MSOP-8	mlb[75B4]
	R5046	RES_402	mlb[50A1]	R7101	RES_603	mlb[71C2]	R7895	RES_402	mlb[78B7]	U7600	LTC3728L_QFN	mlb[76C5]
	R5047	RES_402	mlb[50B1]	R7102	RES_1206	mlb[71B3]	R7896	RES_402	mlb[78B6]	U7601	COMPARATOR_LM393_SOT-1-LF	mlb[76D6 76A7]
	R5048	RES_402	mlb[50A1]	R7103	RES_1206	mlb[71D3]	R7897	RES_402	mlb[78B6]	U7710	TPS2050_MSOP	mlb[77D5]
	R5070	RES_402	mlb[50D2]	R7104	RES_402	mlb[71C1]	R7898	RES_402	mlb[78B6]	U7750	VREG_TA48025BF_HSOP3	mlb[77B5]
	R5071	RES_402	mlb[50D3]	R7105	RES_402	mlb[71B2]	R8500	RES_402	mlb[85C7]	U8570	EEPROM_M24C02_S08	mlb[85D2]
	R5078	RES_402	mlb[50D1]	R7106	RES_603	mlb[71B2]	R8501	RES_402	mlb[85C5]	U9130	VIDEO_TS3V330_SOP	mlb[91B7]
	R5080	RES_402	mlb[50B1]	R7107	RES_402	mlb[71B1]	R8502	RES_402	mlb[85C7]	U9160	74VLC1G125LF_SOT23-5	mlb[91B4]
	R5082	RES_402	mlb[50B1]	R7108	RES_402	mlb[71C8]	R8503	RES_402	mlb[85A4]	U9161	74VLC1G125LF_SOT23-5	mlb[91A4]
	R5083	RES_402	mlb[50A1]	R7109	RES_402	mlb[71B7]	R8505	RES_402	mlb[85B4]	VR5065	VREF_REF3133_SOT23-3	mlb[50B8]
	R5084	RES_402	mlb[50A1]	R7110	RES_402	mlb[71B7]	R8570	RES_402	mlb[85D3]	XW4900	SHORT_SM	mlb[49C2]
	R5088	RES_402	mlb[50A1]	R7111	RES_402	mlb[71B8]	R9000	RES_402	mlb[90C8]	XW5309	SHORT_SM	mlb[53D7]
	R5090	RES_402	mlb[50B1]	R7112	RES_402	mlb[71D7]	R9001	RES_402	mlb[90C7]	XW5500	SHORT_SM	mlb[55A4]
	R5091	RES_402	mlb[50B1]	R7114	RES_402	mlb[71B7]	R9002	RES_805	mlb[90C8]	XW5501	SHORT_SM	mlb[55A4]
	R5092	RES_402	mlb[50B1]	R7115	RES_402	mlb[71B4]	R9003	RES_805	mlb[90C8]	XW5502	SHORT_SM	mlb[55A4]
R5093	RES_402	mlb[50B1]	R7116	RES_402	mlb[71B4]	R9070	RES_402	mlb[90B7]	XW7100	SHORT_SM	mlb[71A6]	
R5094	RES_402	mlb[50B1]	R7117	RES_402	mlb[71B5]	R9074	RES_402	mlb[90B2]	XW7101	SHORT_SM	mlb[71B2]	
R5096	RES_402	mlb[50B1]	R7118	RES_402	mlb[71B5]	R9075	RES_402	mlb[90B2]	XW7102	SHORT_SM	mlb[71B1]	
R5190	RES_402	mlb[51B2]	R7119	RES_402	mlb[71C8]	R9090	RES_805	mlb[90C6]	XW7103	SHORT_SM	mlb[71D2]	
R5191	RES_402	mlb[51C3]	R7120	RES_402	mlb[71D7]	R9099	RES_402	mlb[90C8]	XW7104	SHORT_SM	mlb[71D1]	
R5192	RES_402	mlb[51C4]	R7121	RES_402	mlb[71D7]	R9140	RES_402	mlb[91A6]	XW7203	SHORT_SM	mlb[72C3]	
R5200	RES_402	mlb[52D7]	R7122	RES_402	mlb[71A4]	R9141	RES_402	mlb[91B6]	XW7204	SHORT_SM	mlb[72C2]	
R5201	RES_402	mlb[52D7]	R7123	RES_402	mlb[71A4]	R9142	RES_402	mlb[91B6]	XW7300	SHORT_SM	mlb[73B4]	
R5230	RES_402	mlb[52A7]	R7126	THERMISTOR_402	mlb[71C8]	R9160	RES_402	mlb[91B3]	XW7400	SHORT_SM	mlb[74B4]	
R5231	RES_402	mlb[52A7]	R7127	RES_402	mlb[71C7]	R9161	RES_402	mlb[91A3]	XW7500	SHORT_SM	mlb[75C5]	
R5250	RES_402	mlb[52D4]	R7130	RES_402	mlb[71B4]	R9400	RES_402	mlb[94D7]	XW7600	SHORT_SM	mlb[76A5]	
R5251	RES_402	mlb[52D4]	R7131	THERMISTOR_0603-LF	mlb[71B4]	R9402	RES_402	mlb[94D7]	Y2800	CRYSTAL_4PIN_SM-LF	mlb[28C7]	
R5260	RES_402	mlb[52C4]	R7140	RES_603	mlb[71B1]	R9403	RES_402	mlb[94D7]	Y2901	CRYSTAL_5X3.2-SM	mlb[29C6]	
R5261	RES_402	mlb[52C4]	R7141	RES_603	mlb[71C1]	R9404	RES_402	mlb[94C7]	Y3750	CRYSTAL_SM-3-LF	mlb[37B5]	
R5270	RES_402	mlb[52D2]	R7142	RES_402	mlb[71D4]	R9405	RES_402	mlb[94C7]	Y4000	CRYSTAL_HC49-USMD	mlb[40B7]	
R5271	RES_402	mlb[52D2]	R7143	RES_402	mlb[71C4]	R9408	RES_402	mlb[94C7]	Y5020	CRYSTAL_SM-4	mlb[50C8]	
R5280	RES_402	mlb[52C2]	R7144	RES_402	mlb[71D6]	R9410	RES_402	mlb[94C7]	ZH500	HOLE_VIA	mlb[7C1]	
R5281	RES_402	mlb[52C2]	R7143	RES_402	mlb[71C4]	R9410	RES_402	mlb[94D2]	ZH501	HOLE_VIA	mlb[7C1]	
R5290	RES_402	mlb[52B2]	R7197	RES_402	mlb[71D6]	R9411	RES_402	mlb[94D2]	ZH502	HOLE_VIA	mlb[7C1]	
R5291	RES_402	mlb[52B2]	R7199	RES_402	mlb[71C7]	R9412	RES_402	mlb[94D2]	ZH503	HOLE_VIA	mlb[7C1]	
R5299	RES_402	mlb[52B3]	R7200	RES_402	mlb[72C3]	R9412	RES_402	mlb[94D2]	ZH504	HOLE_VIA	mlb[7B1]	
R5309	RES_402	mlb[53D7]	R7201	RES_603	mlb[72B3]	R9413	RES_402	mlb[94C2]	ZH505	HOLE_VIA	mlb[7B1]	
R5339	RES_402	mlb[53A7]	R7203	RES_1206	mlb[72C3]	R9413	RES_402	mlb[94C2]	ZH506	HOLE_VIA	mlb[7B1]	
R5340	RES_402	mlb[53A8]	R7204	RES_402	mlb[72C2]	R9414	RES_402	mlb[94C2]	ZH507	HOLE_VIA	mlb[7B1]	
R5341	RES_402	mlb[53A7]	R7241	RES_603	mlb[72C2]	R9415	RES_402	mlb[94B7]	ZH510	HOLE_VIA	mlb[7C1]	
R5342	RES_402	mlb[53B7]	R7250	RES_402	mlb[72C5]	R9420	RES_402	mlb[94D1]	ZH521	HOLE_VIA	mlb[7C1]	
R5343	RES_1206	mlb[53B5]	R7300	RES_402	mlb[73B7]	R9421	RES_402	mlb[94D1]	ZH522	HOLE_VIA	mlb[7C1]	
R5353	RES_402	mlb[53D4]	R7301	RES_402	mlb[73B7]	R9422	RES_402	mlb[94C2]	ZH523	HOLE_VIA	mlb[7C1]	
R5354	RES_402	mlb[53D4]	R7306	RES_1206	mlb[73C7]	R9800	RES_402	mlb[98C6]	ZH524	HOLE_VIA	mlb[7B1]	
R5370	RES_402	mlb[53C7]	R7310	RES_1206	mlb[73A3]	R9801	RES_402	mlb[98B6]	ZH525	HOLE_VIA	mlb[7B1]	
R5380	RES_SENSE_2512-1	mlb[53D3]	R7311	RES_1206	mlb[73A3]	RP3300	RP4K4F_SM-LF	mlb[33C4 33C4 33C4 33C4]	ZH526	HOLE_VIA	mlb[7B1]	
R5381	RES_SENSE_2512-1	mlb[53C4]	R7312	RES_1206	mlb[73A3]	RP3305	RP4K4F_SM-LF	mlb[33B4 33C4 33C4 33C4]	ZH527	HOLE_VIA	mlb[7B1]	
R5382	RES_SENSE_2512	mlb[53B4]	R7313	RES_1206	mlb[73A3]	RP3310	RP4K4F_SM-LF	mlb[33D4 33A4 33A4 33A4]	ZH528	HOLE_VIA	mlb[7B1]	
R5383	RES_402	mlb[53B2]	R7321	RES_402	mlb[73C5]	RP3330	RP4K4F_SM-LF	mlb[33B4 33B4 33B4 33B4]	ZH529	HOLE_VIA	mlb[7A5]	
R5384	RES_402	mlb[53B2]	R7323	RES_402	mlb[73B5]	RP3334	RP4K4F_SM-LF	mlb[33B4 33B4 33B4 33B4]	ZH0700	MTGHOLE	mlb[7A5]	
R5385	RES_402	mlb[53B4]	R7331	RES_402	mlb[73C5]	RP3338	RP4K4F_SM-LF	mlb[33A4 33B4 33B4 33A4]	ZH0701	MTGHOLE	mlb[7A5]	
R5386	RES_402	mlb[53A4]	R7356	RES_1206	mlb[73C2]	RP3342	RP4K4F_SM-LF	mlb[33B4 33C4 33C4 33C4]	ZH0702	MTGHOLE	mlb[7A4]	
R5387	RES_402	mlb[53A4]	R7361	RES_402	mlb[73C3]	RP3346	RP4K4F_SM-LF	mlb[33D4 33C4 33B4 33C4]	ZH0703	MTGHOLE	mlb[7A4]	
R5388	RES_402	mlb[53B3]	R7371	RES_402	mlb[73C3]	RP3350	RP4K4F_SM-LF	mlb[33B4 33A4 33B4 33B4]	ZH0711	MTGHOLE	mlb[7A6]	
R5500	RES_402	mlb[55B2]	R7382	RES_402	mlb[73C4]	RP3354	RP4K4F_SM-LF	mlb[33B4 33A4 33A4 33B4]	ZH0712	MTGHOLE	mlb[7A5]	
R5501	RES_402	mlb[55A2]	R7383	RES_402	mlb[73B4]	RP3358	RP4K4F_SM-LF	mlb[33C4 33C4 33C4 33C4]	ZH0714	MTGHOLE	mlb[7A5]	
R5510	RES_402	mlb[55B3]	R7384	RES_402	mlb[73B4]	RP3362	RP4K4F_SM-LF	mlb[33A4 33C4 33D4 33A4]	ZH0715	MTGHOLE	mlb[7A5]	
R5511	RES_402	mlb[55B3]	R7390	RES_402	mlb[73B2]	S5000	SWI_TACT_4SM_EVQPH_S	mlb[50D8]	ZH0718	MTGHOLE	mlb[7A5]	
R5512	RES_402	mlb[55B3]	R7400	RES_402	mlb[74B7]	S5010	M-LF		ZH0720	MTGHOLE	mlb[7A4]	
R5570	RES_402	mlb[55D4]	R7401	RES_402	mlb[74B7]	SC0700	M-LF		ZH0722	MTGHOLE	mlb[7B4]	
R5571	RES_402	mlb[55D2]	R7406	RES_1206	mlb[74C7]	SC0701	SPRING_CLIP_IP_EMI_C	mlb[7B6]	ZH0723	MTGHOLE	mlb[7B4]	
R5572	RES_402	mlb[55D2]	R7421	RES_402	mlb[74C5]	SC0702	LIP-SM1		ZH0724	MTGHOLE	mlb[7B3]	
R5573	RES_402	mlb[55D2]	R7423	RES_402	mlb[74B5]	SC0702	SPRING_CLIP_IP_EMI_C	mlb[7B5]	ZH0725	MTGHOLE	mlb[7B3]	
R5600	RES_402	mlb[56C7]	R7431	RES_402	mlb[74C5]	SC0702	LIP-SM1		ZH0750	MTGHOLE	mlb[7A4]	
R5601	RES_402	mlb[56A7]	R7456	RES_1206	mlb[74C2]	SDP0717	PCB_STANDOFF	mlb[7A3]				
R5602	RES_1206	mlb[56D6]	R7461	RES_402	mlb[74C4]	SDP0721	PCB_STANDOFF	mlb[7A3]				
R5603	RES_805	mlb[56D5]	R7471	RES_402	mlb[74C3]	SDP0726	PCB_STANDOFF	mlb[7A3]				
R5605	RES_805	mlb[56D5]	R7483	RES_402	mlb[74B4]	SDP0727	PCB_STANDOFF	mlb[7A5]				
R5606	RES_402	mlb[56D6]	R7490	RES_402	mlb[74B2]	SDP0750	PCB_STANDOFF	mlb[7A3]				
R5607	RES_805	mlb[56B5]	R7491	RES_402	mlb[74B2]	SDP0751	PCB_STANDOFF	mlb[7A2]				
R5609	RES_805	mlb[56B5]	R7500	RES_402	mlb[75D5]	SDP3400	PCB_STANDOFF	mlb[34A5]				
R5610	RES_1206	mlb[56B6]	R7501	RES_402	mlb[75C2]	SDP4400	PCB_STANDOFF	mlb[44D4]				
R5611	RES_402	mlb[56B6]	R7504	RES_402	mlb[75D7]	SDP4401	PCB_STANDOFF	mlb[44A4]				
R5698	RES_402	mlb[56A7]	R7505	RES_402	mlb[75C7]	SDP4721	PCB_STANDOFF	mlb[47D1]				
R5699	RES_402	mlb[56C7]	R7506	RES_402	mlb[75C7]	SDP9009	PCB_STANDOFF	mlb[90B7]				
R5700												