

M78-DVT

05/09/2007

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
33		503047	ENGINEERING RELEASED	05/09/07	?


1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


Page (.csa)	Contents	Sync	Date
1	1 Table of Contents	N/A	N/A
2	2 System Block Diagram	DEREK	1/19/2007
3	3 Power Block Diagram	MARK	N/A
4	4 BOM Configuration	JAMES	10/16/06
5	5 Revision History	JAMES	10/16/06
6	6 Power Conn / Alias	MARK	N/A
7	7 Functional / ICT Test	JAMES	10/16/06
8	9 GROUNDING ALIASES	MARK	(10/02/2006)
9	10 CPU FSB	JAMES	11/09/06
10	11 CPU Power & Ground	JAMES	11/09/06
11	12 CPU Decoupling & VID	MARK	10/10/2006
12	13 eXtended Debug Port (XDP)	T9_MLB_NOME	11/06/2006
13	14 NB CPU Interface	T9_MLB	10/30/2006
14	15 NB PEG / Video Interfaces	T9_MLB	10/30/2006
15	16 NB Misc Interfaces	T9_MLB	01/21/2007
16	17 NB DDR2 Interfaces	T9_MLB	10/30/2006
17	18 NB Power 1	T9_MLB	10/30/2006
18	19 NB Power 2	T9_MLB	10/30/2006
19	20 NB Grounds	T9_MLB	10/30/2006
20	21 NB Standard Decoupling	JAMES	11/03/2006
21	22 NB Graphics Decoupling	JAMES	10/16/06
22	23 SB Enet, Disk, FSB, LPC	T9_MLB_NOME	03/22/2007
23	24 SB PCI, PCIE, DMI, USB	T9_MLB_NOME	03/22/2007
24	25 SB Pwr Mgt, GPIO, Clink	T9_MLB_NOME	03/22/2007
25	26 SB Power & Ground	T9_MLB_NOME	03/22/2007
26	27 SB Decoupling	DAVE_MASTER	N/A
27	28 SB Misc	DAVE_MASTER	N/A
28	29 Clock (CK505)	JAMES	11/27/2006
29	30 Clock Termination	JAMES	10/18/2006
30	31 DDR2 SO-DIMM Connector A	JAMES	10/17/06
31	32 DDR2 SO-DIMM Connector B	JAMES	10/17/06
32	33 Memory Active Termination	JAMES	12/04/2006
33	34 PCI-E MiniCard Connector	DOUG	10/30/2006
34	37 Ethernet (Yukon)	DOUG	11/08/2006
35	38 YUKON/ULTRA SUPPORT	DOUG	(10/02/2006)
36	39 ETHERNET CONNECTOR	DOUG	11/06/2006
37	40 FW: 1394B CONTROLLER	M78_MLB	12/15/2006
38	42 FW: 1394B MISC	DOUG	10/10/2006
39	43 FIREWIRE CONNECTORS	DOUG	10/10/2006

Page (.csa)	Contents	Sync	Date
40	44 PATA Connector	DAVE_MASTER	N/A
41	45 SATA Connectors	DOUG	10/10/2006
42	46 EXTERNAL USB CONNECTORS	DOUG	12/11/2006
43	47 Internal USB Connections	M78_MLB	12/15/2006
44	49 SMC	T9_MLB_NOME	12/15/2006
45	50 SMC Support	DAVE_MASTER	N/A
46	51 LPC+ Debug Connector	T9_MLB_NOME	03/22/2007
47	52 SMBUS CONNECTIONS	DAVE_MASTER	N/A
48	53 Current & Voltage Sensing	DAVE_MASTER	N/A
49	55 Thermal Sensors	DAVE_MASTER	N/A
50	56 HD AND OD FAN	DAVE_MASTER	N/A
51	57 CPU FAN	DAVE_MASTER	N/A
52	58 ALS Support	DAVE_MASTER	N/A
53	61 SPI BootROM	T9_MLB_NOME	03/22/2007
54	69 POWER SEQUENCING BLOCK DIAGRAM	MARK	N/A
55	70 PGOOD and Power Sequencing	MARK	N/A
56	71 IMVP6 CPU VCore Regulator	MARK	N/A
57	72 IMVP6 3RD PHASE	MARK	N/A
58	73 1.5V / 1.05V SUPPLIES	MARK	N/A
59	74 1.25V / MCH CORE SUPPLIES	MARK	N/A
60	75 1.8V S3 / 0.9V S0 SUPPLIES	MARK	N/A
61	76 5V S5 / 3.3V S3 SUPPLIES	MARK	N/A
62	77 3.3V / 2.5V POWER SUPPLIES	MARK	N/A
63	78 S3 & S0 FETS	MARK	N/A
64	84 MXM PCI-E & PWR	M78_MLB	11/01/2006
65	85 MXM I/O	M78_MLB	11/01/2006
66	90 INTERNAL DISPLAY CONNS	M78_MLB	11/01/2006
67	91 Analog Video Support	M78_MLB	11/01/2006
68	94 External Display Conns	M78_MLB	11/01/2006
69	98 MLB: AUDIO CONNECTOR	DEREK	4/23/2007
70	100 CPU/FSB Constraints	T9_MLB	09/27/2006
71	101 NB Constraints	T9_MLB	09/27/2006
72	102 Memory Constraints	T9_MLB	09/27/2006
73	103 SB Constraints (1 of 2)	T9_MLB	09/27/2006
74	104 SB Constraints (2 of 2)	(MASTER)	(10/02/2006)
75	105 Clock Constraints	T9_MLB	09/27/2006
76	106 FireWire & SMC Constraints	T9_MLB	09/27/2006
77	108 M72/M78 SPECIFIC CONSTRAINTS	T9_MLB	09/27/2006
78	109 M72/M78 RULE DEFINITIONS	T9_MLB	09/27/2006

Page (.csa)	Contents	Sync	Date
79	110 Cross Reference Page		
80	111 Cross Reference Page		
81	112 Cross Reference Page		
82	113 Cross Reference Page		
83	114 Cross Reference Page		
84	115 Cross Reference Page		
85	116 Cross Reference Page		
86	117 Cross Reference Page		
87	118 Cross Reference Page		

DRAWING
TITLE=M78
ABBREV=DRAWING
LAST MODIFIED=Wed May 9 10:26:54 2007

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	ENG APPD	MFG APPD		
X.XXX :	_____	QA APPD	DESIGNER		
ANGLES :	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7229
				REV. 33	SHT 1 OF 118



System Block Diagram

SYNC_MASTER=DEREK SYNC_DATE=1/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	REV.
NONE	2	118	



Power Block Diagram

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	3	118	

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7977	PCBA,MLB,M78,CTO,2.8G	24_INCH_LCD,2P8GHZ_CPU,BASIC,CR_E,V8
630-7976	PCBA,MLB,M78,BTR,2.4G	24_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7875	PCBA,MLB,M78,CTO,2.2G	24_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
607-0429	M78 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,XDP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE
630-7979	PCBA,MLB,M72,CTO,2.4G	20_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7978	PCBA,MLB,M72,BTR,2.2G	20_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
630-7874	PCBA,MLB,M72,GD,2.0G	20_INCH_LCD,2P0GHZ_CPU,BASIC,CR_STD,V6
607-0462	M72 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,ITP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	5V1V8REG_SKIP,ALTERNATE,COMMON,ITP/XDP,MXM_ROM,NBCFG_PEG_REVERSE,YUKON_ULTRA
V6	LOW_TDP
V8	HIGH_TDP

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0430	1	IC,NB,CRESTLINE,PM,CO,QS	U1400	CRITICAL	
338S0427	1	IC,SB,ICH8M,B1,QS	U2300	CRITICAL	
359S0130	1	CK505 - SILEGO SLG2AP101	U2900	CRITICAL	
820-2149	1	PCB,FAB,IO ALIGNMENT,M72	IO1	CRITICAL	
069-2046	1	M72/M78 22UF CAP INTERCHANGEABILITY	DOC1		
825-6447	1	MLB LABEL,48.0X4.8	X14	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7229	1	PCB,SCHEM,MLB,M78	SCH1		24_INCH_LCD
820-2110	1	PCB,FAB,MLB,M78,HF	MLB1		24_INCH_LCD
341T0049	1	IC,SMC,M78	U4900	CRITICAL	24_INCH_LCD
114S0307	1	RES,8.25K,0402,1%,1/16W,LF	R7117		24_INCH_LCD
132S0010	1	CAP,CER,390PF,10%,50V,0402	C7113		24_INCH_LCD
132S0178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		24_INCH_LCD
132S0082	1	CAP,CER,0.068UF,10%,16V,0402	C7134		24_INCH_LCD
341S2117	1	IC,2K,12C EEPROM,MXM,M78	U8570	CRITICAL	24_INCH_LCD

337S3438	1	IC,MDC,SR,E1,QS,2.8G,55W,800FSB,4M,PGA	CPU	CRITICAL	2P8GHZ_CPU
337S3436	1	IC,MDC,SR,E1,QS,2.6G,45W,800FSB,4M,PGA	CPU	CRITICAL	2P6GHZ_CPU
337S3435	1	IC,MDC,SR,E1,QS,2.4G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P4GHZ_CPU
337S3461	1	IC,MDC,SR,E1,QS,2.2G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P2GHZ_CPU
337S3460	1	IC,MDC,SR,E1,QS,2.0G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P0GHZ_CPU

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3437	337S3436		CPU	CPU,2.6G,55W
124-0361	124-0339		7490,C7491	CAP
371S0464	371S0154		7624,D7664	DIODES

MXM_PWR_SENSE BOMOPTION CHANGE FOR PRODUCTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0070	1	RES,0-OHM,2512	R5350		PRODUCTION
116S0090	2	RES,10K-OHM,5%,0402	C5358,C5359		PRODUCTION

BOM Configuration

SYNC_MASTER=JAMES SYNC_DATE=10/16/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	REV.
NONE	4	118	

8

7

6

5

4

3

2

1

PROTO REVIEW - 11/09/06

D

D

C

C

B

B

A

A


www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Preliminary

33	
SYNC_MASTER=JAMES	SYNC_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	5	118	

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6


5

4

3

2

1



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0082	1	RES, MF, 1/10W, 910OHM, 5, 0603, SMD, LF	R605		20_INCH_LCD
113S0095	1	RES, MF, 1/10W, 3.3KOHM, 5, 0603, SMD, LF	R605		24_INCH_LCD

Power Conn / Alias

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE SHEET: 6 OF 118

SIZE: D DRAWING NUMBER: 051-7229 REV: 33

LAYOUT NOTE: PLACE NEAR J1000

Table of testpoints for J1000 connector, including items like FSB A L<6>, FSB ADSTB L<0>, FSB A L<27>, etc.

LAYOUT NOTE: PLACE NEAR U1400

Table of testpoints for U1400 connector, including items like FSB A L<6>, FSB ADSTB L<0>, FSB A L<27>, etc.

LAYOUT NOTE: PLACE NEAR U3700

Table of testpoints for U3700 connector, including items like PCIE CLK100M ENET P, PCIE CLK100M ENET N, etc.

LAYOUT NOTE: PLACE NEAR U4000

Table of testpoints for U4000 connector, including items like PCIE CLK100M FW P, PCIE CLK100M ENET N, etc.

LAYOUT NOTE: PLACE NEAR U4900








Table of testpoints for U4900 connector, including items like PCI CLK33M SMC, SMC LRESET L, SMC RESET L, etc.

LAYOUT NOTE: PLACE NEAR U2100

Table of testpoints for U2100 connector, including items like SB CLK100M SATA P, SB CLK100M SATA N, IDE PDIOR L, etc.


FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

Table of functional testpoints for MAC-1 & ICT, including sections for LPC CONNECTOR, "S0" RAILS, "S3" RAILS, "S5" RAILS, and FOR ICT.




Functional / ICT Test
SYNC_MASTER=JAMES SYNC_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


GND RAILS



CHASSIS GND



NOTE:
 PER EMC REQUIREMENTS, ALL CHASSIS GROUNDS ARE TIED DIRECTLY TO GND



D

D

C

C

B

B

A

A


GROUNDING ALIASES

SYNC_MASTER=MARK SYNC_DATE=(10/02/2006)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE		SHT	OF
NONE		9	118



LAYOUT NOTE:
 COMP0,2 CONNECT WITH Z0=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH Z0=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".



NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU FSB

SYNC_MASTER=JAMES SYNC_DATE=11/09/06

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D	SIZE	DRAWING NUMBER	REV.
	NONE	051-7229	33
SCALE		SHT	OF
NONE		10	118



APPLE COMPUTER INC.



www.laptop-schematics.com

NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU Power & Ground		
SYNC_MASTER=JAMES	SYNC_DATE=11/09/06	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	11	118	

Current numbers from Merom for Santa Rosa EMTS, doc #20905.


CPU VCORE HF AND BULK DECOUPLING
6X 220UF, 32X 22UF 0805

NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE NEAR SOCKET NORTH SIDE (ON TOPSIDE)



LAYOUT NOTE:
PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE




LAYOUT NOTE:
PLACE ON BOTTOMSIDE

CPU VCORE VID CONNECTIONS

Resistors to allow for override of CPU VID
Will probably be removed before production




VCCA (CPU AVdd) DECOUPLING



LAYOUT NOTE:
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING



LAYOUT NOTE:
PLACE C1235 CLOSE TO CPU

CPU Decoupling & VID

SYNC_MASTER=MARK SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	12	118	

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.



Direction of XDP module

Please avoid any obstructions on even-numbered side of J1300


eXtended Debug Port (XDP)

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=11/06/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	13	118	



NB CPU Interface

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHEET 14 OF 118	

LVDS Disable
 Can leave all signals NC if LVDS is not implemented.
 Tie VCC_TX_LVDS and VCCA_LVDS to GND.
 If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.




TV-Out Disable / CRT Enable
 Tie TVx_DAC and TVx_RTIN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_CRT_DAC can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable
 Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable
 Tie TVx_DAC, TVx_RTIN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND. Can tie the following rails to GND: VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable
 Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND. Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND. Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore). Tie VCCA_DPLL and VCCA_DPLL to VCC (VCore). Tie VCC_AXG and VCC_AXG_NCTF to GND. Leave GFX_VID<3..0> and GFX_VR_EN as NC.




NB PEG / Video Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	15 OF 118





NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIX4 DMI x2 Select Low = DMIX2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent SDVO/PCIe x1 Low = Only SDVO or PCIe x16

NB_CFG<13:12>
 00 = RESERVED
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation



NB_CFG<8:0> used for debug access

NB_CFG<13:12> require ICT access



NOTE: GMCH CL_PWROK input must be PWROK signal for PP3V3_S0M, PP3V3_S0MWOL, PPIV8_S3M, PPIV25_S0M, PPIV05_S0M, PPOV9_S3M and PPOV9_S0M. If ME/AMT is not used, short CL_PWROK to PWROK.

NB Misc Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=01/21/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




NB DDR2 Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHEET 17 OF 118	




NCTF balls are Not Critical To Function
 These connections can break without impacting part performance.

NB Power 1
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 18 OF 118		
NONE			

Current numbers from Crestline EDS, doc #21749.



D
C
B
A

D
C
B
A

NB Power 2

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHT 19	OF 118

Current numbers from Crestline EDS, doc #21749.




Crestline Thermal Diode Pins
 Mainly for investigation. If not used,
 alias these nets directly to GND.

NB Grounds
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHT 20	OF 118



NB Standard Decoupling

SYNC_MASTER=JAMES SYNC_DATE=11/03/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHEET 21	OF 118

Current numbers from Crestline EDS, doc #21749.

NOTE:
SANTA ROSA DESIGN GUIDE REV 1.5
P. 227-228 TABLE 95



NOTE:
SANTA ROSA DESIGN GUIDE REV 1.5
P. 227-228 TABLE 95



NOTE:
SANTA ROSA PLATFORM P180 FIG 119 - NC
ALSO CONFIRMED WITH INTEL

16 =NB_CLINK_MPWROK == TRUE VR_PWRGOOD_DELAY 7 16 70 71


VCCD_TVDAC ALSO POWERS INTERNAL THERMAL SENSORS.



NB Graphics Decoupling
SYNC_MASTER=JAMES SYNC_DATE=10/16/06

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	22	118	



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED Pds
HDA_SDOOT	INTEGRATED PD
ACC_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHT 23 OF 118	



NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.



Provide a pull-down on this GPIO if not used.




SB PCI, PCIe, DMI, USB

SYNC_MASTER=T9_MLB_NOME SYNC_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



U2300 (4 OF 6)

Pin	Signal	U2300 Pin	U2300 Name
103 52	SMB_CLK	AJ26	SMBCLK
103 52	SMB_DATA	AD19	SMBDATA
103 52	TP_CLKLN WLAN RESET L	AG21	LINKALERT*
103 52	SMB_MR_CLK	AC17	SMLINK0
103 52	SMB_MR_DATA	AE19	SMLINK1
25	PM_RI L	AF17	RI*
51 50 49 7	PM_SUS_STAT L	E4	SUS_STAT*/LPCPD*
49 28 7	PM_SYSRST L	AD18	SYS_RESET*
16	PM_BMBUSY L	AG12	BMBUSY*/GPIO0
51 25 7	LINDACARD GPIO	AG22	SMBALERT*/GPIO11
		AE20	STP_PCI*/GPIO15
		AG18	STP_CPU*/GPIO25
		AH14	CLKRUN*/GPIO32
		AE12	WAKE*
		AE12	SERIRQ
		AC13	THRM*
28 7	VR_PWRGD_CLKEN	AJ20	VRMPWRGD
		AJ22	TP7
40 25	PCI_PME_FW L	AJ8	TACH1/GPIO1
		AJ9	TACH2/GPIO6
		AH9	TACH3/GPIO7
		AE16	GPIO8
25	LAN_PHYPC	AC19	GPIO12
28 25	EXTGPU_RST L	AG8	TACH0/GPIO17
		AH12	GPIO18
28	TP_SB_GPIO20	AE11	GPIO20 IMP 50
		AG20	SCLOCK/GPIO22
25	SATA_B_PWR_EN L	AH25	QRT_STATE0/GPIO27
25	FWH_MFG_MODE	AD16	QRT_STATE1/GPIO28
30 29	SB_SATA_CLKREQ L	AG13	SATACLKREQ*/GPIO35
		AE9	SLOAD/GPIO38
		AE11	SDATAOUT0/GPIO39
		AD10	SDATAOUT1/GPIO48
		AD9	SPKR INT 50
16	NB_SB_SYNC L	AE13	MCH_SYNC*
		AJ21	TP3 INT 50

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

NOTE: DPRSLEPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION

PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.

SB Pwr Mgt, GPIO, Clink

SYNC_MASTER=TP_MLB_NOME SYNC_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	25 OF 118




NOTE:
 VccHDA and VccSusHDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.
 Current figures provided assume 1.5V.



SB Power & Ground
 SYNC_MASTER=T9_MLB_NOME SYNC_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.




SB Decoupling		
SYNC_MASTER=DAVE_MASTER	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHEET	OF	
NONE	27	118	


RTC Power Sources




SB RTC Crystal



CPU VCORE FORCEPSI UNUSED




VRMPWRGD INVERTER



Platform Reset Connections

Unbuffered




UNUSED PCI BUS

- 104 24 PCI AD<0> == MAKE_BASE=TRUE TP PCI AD 0
- 104 24 PCI AD<1> == MAKE_BASE=TRUE TP PCI AD 1
- 104 24 PCI AD<2> == MAKE_BASE=TRUE TP PCI AD 2
- 104 24 PCI AD<3> == MAKE_BASE=TRUE TP PCI AD 3
- 104 24 PCI AD<4> == MAKE_BASE=TRUE TP PCI AD 4
- 104 24 PCI AD<5> == MAKE_BASE=TRUE TP PCI AD 5
- 104 24 PCI AD<6> == MAKE_BASE=TRUE TP PCI AD 6
- 104 24 PCI AD<7> == MAKE_BASE=TRUE TP PCI AD 7
- 104 24 PCI AD<8> == MAKE_BASE=TRUE TP PCI AD 8
- 104 24 PCI AD<9> == MAKE_BASE=TRUE TP PCI AD 9
- 104 24 PCI AD<10> == MAKE_BASE=TRUE TP PCI AD 10
- 104 24 PCI AD<11> == MAKE_BASE=TRUE TP PCI AD 11
- 104 24 PCI AD<12> == MAKE_BASE=TRUE TP PCI AD 12
- 104 24 PCI AD<13> == MAKE_BASE=TRUE TP PCI AD 13
- 104 24 PCI AD<14> == MAKE_BASE=TRUE TP PCI AD 14
- 104 24 PCI AD<15> == MAKE_BASE=TRUE TP PCI AD 15
- 104 24 PCI AD<16> == MAKE_BASE=TRUE TP PCI AD 16
- 104 24 PCI AD<17> == MAKE_BASE=TRUE TP PCI AD 17
- 104 24 PCI AD<18> == MAKE_BASE=TRUE TP PCI AD 18
- 104 24 PCI AD<19> == MAKE_BASE=TRUE TP PCI AD 19
- 104 24 PCI AD<20> == MAKE_BASE=TRUE TP PCI AD 20
- 104 24 PCI AD<21> == MAKE_BASE=TRUE TP PCI AD 21
- 104 24 PCI AD<22> == MAKE_BASE=TRUE TP PCI AD 22
- 104 24 PCI AD<23> == MAKE_BASE=TRUE TP PCI AD 23
- 104 24 PCI AD<24> == MAKE_BASE=TRUE TP PCI AD 24
- 104 24 PCI AD<25> == MAKE_BASE=TRUE TP PCI AD 25
- 104 24 PCI AD<26> == MAKE_BASE=TRUE TP PCI AD 26
- 104 24 PCI AD<27> == MAKE_BASE=TRUE TP PCI AD 27
- 104 24 PCI AD<28> == MAKE_BASE=TRUE TP PCI AD 28
- 104 24 PCI AD<29> == MAKE_BASE=TRUE TP PCI AD 29
- 104 24 PCI AD<30> == MAKE_BASE=TRUE TP PCI AD 30
- 104 24 PCI AD<31> == MAKE_BASE=TRUE TP PCI AD 31
- 104 24 PCI C BE L<0> == MAKE_BASE=TRUE TP PCI C BE L 0
- 104 24 PCI C BE L<1> == MAKE_BASE=TRUE TP PCI C BE L 1
- 104 24 PCI C BE L<2> == MAKE_BASE=TRUE TP PCI C BE L 2
- 104 24 PCI C BE L<3> == MAKE_BASE=TRUE TP PCI C BE L 3
- 104 24 PCI_RST L == MAKE_BASE=TRUE TP PCI_RST L
- 104 24 PCI_PAR == MAKE_BASE=TRUE TP PCI_PAR



NO TEST DUE TO ROUTING

- 24 24 TP LAN D2R<2> NO_TEST=TRUE
- 34 24 TP CLINK WLAN DATA NO_TEST=TRUE
- 104 24 PCI_SERR L NO_TEST=TRUE

RE-PURPOSED GPIOs




UNUSED GPIOs




SB Misc
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	28	118	



NEED TO CHECK CAP VALUE



CK505: Pin 2 = CKPWRGD/PD#
CK410: Pin 2 = VTT_PWRGD# / PD

PGMODE for CK410M compatibility
Pull-down with 475-ohm resistor.
Internal pull-up for CK505 mode.

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

One 0.1uF per power pin (place at pin).
One 10uF cap per rail.

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
- > (Or 27MHz Spread & Non-Spread for Ext GFX)
- > From ICH
- > ICH USB/Audio 48MHz
- > ICH SIO/LPC/REF 14.318MHz
- > Spare 14.318MHz

NOTE:
SYNCED FROM T9_MLB_NOME
ADDED 475-OHM RESISTOR TO NB_CLKREQ_L PER INTEL
DELETED RES AFTER INTEL SAID IT'S NOT NEEDED!

Clock (CK505)

SYNC_MASTER=JAMES SYNC_DATE=11/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	29	118	

CLK Termination




(Note: HOST/SRC/GFX clock termination kept on T9 for Cypress CY28545-5 compatibility)

CK505 Configuration Straps

FCT_SEL (GFX clock select)



FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD



NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.

CLKREQ Controls

Silego SL8GLP537 has internal PULL-UPS ON ALL CLKREQ# PINS?



Unused Clocks



Clock Termination

SYNC_MASTER=JAMES SYNC_DATE=10/18/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	30	118	



Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PP0V9_S3_MEM_VREF
 - =PPSPD_S0_MEM (2.5V - 3.3V)




Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



DDR2 Bypass Caps
 (For return current)



DDR2 SO-DIMM Connector A
 SYNC_MASTER=JAMES SYNC_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	31	118	




Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PP0V9_S3_MEM_VREF
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)


NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



DDR2 SO-DIMM Connector B		
SYNC_MASTER=JAMES	SYNC_DATE=10/17/06	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	32	118	

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector




Memory Active Termination
 SYNC_MASTER=JAMES SYNC_DATE=12/04/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	33	118	



25 CLINK WLAN CLK == TP CLINK WLAN CLK
 MAKE_BASE=TRUE
 25 CLINK WLAN DATA == TP CLINK WLAN DATA
 MAKE_BASE=TRUE
 25 CLINK WLAN RESET L == TP CLINK WLAN RESET L
 MAKE_BASE=TRUE

STANDOFF FOR J3400



PCI-E MiniCard Connector
 SYNC_MASTER=DOUG SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	34		118

Page Notes


Power aliases required by this page:
 - =PP3V3_ENET_PHY (EC / Ultra)
 - =PP1V9R2V5_ENET_PHY (2.5V / 1.8V)
 - =YUKON_EC_PP2V5_ENET (2.5V / GND)
 - =PP1V2_ENET_PHY

Signal aliases required by this page:
 - =ENET_CLKREQ_L (NC/TP for Yukon EC)
 - =ENET_VMAIN_AVLBLE (See note by pin)

BOM options provided by this page:
 YUKON_EC - Selects Yukon EC RSET value.
 YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

PHY	Yukon EC	Yukon Ultra
=PP1V2_ENET_PHY	No link: 171 mA 10 Mbps: 179 mA 100 Mbps: 203 mA 1000 Mbps: 426 mA	No link: 130 mA 10 Mbps: 130 mA 100 Mbps: 150 mA 1000 Mbps: 290 mA
=PP3V3_ENET_PHY	No link: 4 mA 10 Mbps: 4 mA 100 Mbps: 4 mA 1000 Mbps: 4 mA	No link: 60 mA 10 Mbps: 70 mA 100 Mbps: 70 mA 1000 Mbps: 80 mA
=PP1V9R2V5_ENET_PHY	No link: 82 mA 10 Mbps: 108 mA 100 Mbps: 126 mA 1000 Mbps: 218 mA	No link: 0 mA 10 Mbps: 30 mA 100 Mbps: 40 mA 1000 Mbps: 150 mA



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, S08	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EPROM, SERIAL IIC, 8KBIT, S08	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- ALIAS =YUKON_EC_PP2V5_ENET TO PP1V9R2V5_ENET_PHY_AVDD, ADD 1X 0.1UF AND 1X 0.001UF CAPS
- USE 0-OHM RESISTORS OR VARIABLE SUPPLY TO PROVIDE 1.8V OR 2.5V TO =PP1V9R2V5_ENET_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)

SYNC_MASTER=DOUG SYNC_DATE=11/08/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	118
NONE	37		

YUKON 1.9/2.5 RAIL SUPPLY




YUKON EC / YUKON ULTRA SUPPORT



PLACEMENT_NOTE=PLACE C3890 CLOSE TO U3700 PIN 51
 PLACEMENT_NOTE=PLACE C3891 CLOSE TO U3700 PIN 57

YUKON 1.2 RAIL SUPPLY





YUKON T9 ALIASES

- TP_YUKON_CTRL18 = ENET_CTRL19R25
- TP_YUKON_CTRL12 = ENET_CTRL12
- =ENET_VMAIN_AVLBL = =PP3V3_S0_ENET



YUKON/ULTRA SUPPORT
 SYNC_MASTER=DOUG SYNC_DATE=(10/02/2006)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	38		118



NOTE: N AND P SWAPPED FOR ROUTING!!!

NOTE: N AND P SWAPPED BACK FOR HUB COMPATABILITY!!!



ETHERNET CONNECTOR


SYNC_MASTER=DOUG SYNC_DATE=11/06/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	39	118	



LAYOUT NOTE: PLACE C4010, C4011 CLOSE TO SOUTHBRIDGE(U2300)

LAYOUT NOTE: PLACE C4020, C4021 CLOSE TO FW643(U4000)

LAYOUT NOTE: PLACE Y4000 WITHIN 1.27CM OF XO/XI PINS

FW: 1394B CONTROLLER
 SYNC_MASTER=M78_MLB SYNC_DATE=12/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 40 OF 118		
NONE			


D

C


B

A


FW643 1.0V GENERATION




1394 PHY DATA/STROBE OPTIONS



FW643 DECOUPLING



FW 3.3V FILTERING




FW PCIE ALIASES

TP_PCIE_FW_R2D_C_N	PCIE_FW_R2D_C_N	33
TP_PCIE_FW_R2D_C_P	PCIE_FW_R2D_C_P	33
PCIE_FW_D2R_N	TP_PCIE_FW_D2R_N	19
PCIE_FW_D2R_P	TP_PCIE_FW_D2R_P	19

FW: 1394B MISC
 SYNC_MASTER=DOUG SYNC_DATE=10/10/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	42	118	



Termination
Place close to FireWire PHY

3rd TPA/TPB pair unused

ESD Rail

[LATE VG NOTES]
CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP

"Snapback" & "Late VG" Protection

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4300,FL4301	40REGINAL TOKO CHOKE

FIREWIRE CONNECTORS

SYNC_MASTER=DOUG SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE

DRAWING NUMBER: 051-7229

SHT: 43 OF 118

REV: 33

8

7

6

5

4

3

2

1

D

D

C

C

B

B


A

A


CRITICAL
SDF4400
STDOFF-3.00D4.0H-1.35-2.4-TH



IDE (ODD) Connector



CRITICAL
SDF4401
STDOFF-3.00D4.0H-1.35-2.4-TH



PATA Connector	
SYNC_MASTER=DAVE_MASTER	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	44	118	

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

SATA Port A




SATA Activity LED



UNUSED SATA PORTS



ICH SATA Support



SATA Connectors

SYNC_MASTER=DOUG SYNC_DATE=10/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	45		118

USB/SMC DEBUG MUX



UNUSED EXTERNAL USB PORT(S)

103 24 USB_EXTD_N == TP USB_EXTD_N
MAKE_BASE=TRUE
SB HAS INTERNAL 15K PULL-DOWNS

103 24 USB_EXTD_P == TP USB_EXTD_P
MAKE_BASE=TRUE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0232	155S0289		ALL	ORIGINAL TOKO CHOKE

EXTERNAL USB CONNECTORS

SYNC_MASTER=DOUG SYNC_DATE=12/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	REV.
NONE	46	118	

CAMERA POWER FILTERING




LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


M13D (Bluetooth) Connector



CAMERA CONNECTOR



UNUSED INTERNAL USB PORTS



Internal USB Connections




SYNC_MASTER=M78_MLB SYNC_DATE=12/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	47		118


NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SMC
 SYNC_MASTER=T9_MLB_NAME SYNC_DATE=12/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SMC Reset Button / Brownout Detect




SILK_PART=SMC RESET

POWER BUTTON


SILK_PART=PWR BTN

J5010


53398-0276



SMC Crystal Circuit




SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
35381381	35381278		ALL	Interim1 ISL60002-33

ILED = 20 MA
 IREF = 5 MA @ 12V
 VBASE = VMAX LED = 4V*2 = 8
 BETA APPROX 150
 VBESAT APPROX 0.75 V

SYSTEM (SLEEP) LED CIRCUITS



CURRENT MIRROR SUPPORTS UP TO 2 LEDS @ 12V
 BOOST CIRCUIT UP TO 3 LEDS ON LGP


UNUSED TP/NC ALIASES

- SMC_BATT_ISET == NC_SMC_BATT_ISET NO_TEST=TRUE
- SMC_SYS_ISET == NC_SMC_SYS_ISET NO_TEST=TRUE
- SMC_BATT_VSET == NC_SMC_BATT_VSET NO_TEST=TRUE
- SMC_SYS_VSET == NC_SMC_SYS_VSET NO_TEST=TRUE
- SMC_BATT_TRICKLE_EN_L == NC_SMC_BATT_TRICKLE_EN_L
- SMC_BATT_CHG_EN == NC_SMC_BATT_CHG_EN
- SMS_X_AXIS == NC_SMS_X_AXIS NO_TEST=TRUE
- SMS_Y_AXIS == NC_SMS_Y_AXIS NO_TEST=TRUE
- SMS_Z_AXIS == NC_SMS_Z_AXIS NO_TEST=TRUE
- ALS_GAIN == NC_ALS_GAIN NO_TEST=TRUE
- ALS_LEFT == TP_ALS_LEFT
- SMC_P14 == TP_SMC_P14
- SMC_P20 == TP_SMC_P20
- SMC_P21 == TP_SMC_P21
- SMC_P22 == TP_SMC_P22
- SMC_P23 == TP_SMC_P23
- SMC_P26 == TP_SMC_P26
- SMC_P27 == TP_SMC_P27
- SMC_P43 == TP_SMC_P43
- SMC_P44 == TP_SMC_P44
- SMC_P45 == TP_SMC_P45
- SMC_P62 == TP_SMC_P62
- SMC_P63 == TP_SMC_P63
- SMC_P64 == TP_SMC_P64
- SMC_P81 == TP_SMC_P81
- SMC_PP0 == TP_SMC_PP0
- SMC_PP1 == TP_SMC_PP1
- SMC_FAN_3_CTL == TP_SMC_FAN_3_CTL
- SMC_FAN_3_TACH == TP_SMC_FAN_3_TACH
- SMC_PM_G2_EN == TP_SMC_PM_G2_EN
- SMC_ADAPTER_EN == TP_SMC_ADAPTER_EN
- SMC_SYS_KBDLED == TP_SMC_SYS_KBDLED
- SMC_EXCARD_PWR_EN == TP_SMC_EXCARD_PWR_EN
- SMC_RSTGATE_L == TP_SMC_RSTGATE_L
- SMS_ONOFF_L == TP_SMS_ONOFF_L
- SMC_P46 == TP_SMC_P46

UNUSED SENSORS



- SMC_NB_IV8_ISENSE == NC_SMC_NB_IV8_ISENSE NO_TEST=TRUE
- SMC_NB_CORE_ISENSE == NC_SMC_NB_CORE_ISENSE NO_TEST=TRUE
- SMC_DCIN_ISENSE == UNUSED_SMC_SENSE
- SMC_PBUS_VSENSE == UNUSED_SMC_SENSE
- SMC_BATT_ISENSE == UNUSED_SMC_SENSE
- SMC_NB_IV25_ISENSE == UNUSED_SMC_SENSE

SMC FSB to 3.3V Level Shifting



MISC. SIGNAL ALIASES

- _SMC_ANALOG_ID == ACDC_TEMP
- SMC_SUS_CLK == SUS_CLK_SB
- PM_LAN_PWRGD == ALL_SYS_PWRGD




SILK_PART=SIL

J5050

53398-0276

M-ST-SM



SMC Support

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-7229 REV: 33

SCALE: NONE SHEET: 50 OF 118

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

LPC+ Connector

FWH_INIT_L Generation



LPC+ Debug Connector

SYNC_MASTER=T9_MLB_NAME SYNC_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	51	118	

8

7

6

5


4

3


2

1


ICH8-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




UNUSED SMC "BATTERY A" SMBUS CONNECTIONS




SMC "B" SMBus Connections



UNUSED SMC "MANAGEMENT" SMBUS CONNECTIONS



UNUSED ICH8-M ME SMBUS CONNECTIONS



SMBUS CONNECTIONS

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	52	118	


CPU Voltage Sense / Filter




MXM PWRSRC VOLTAGE SENSE
(SCALING 12V INPUT VOLTAGE TO SMC)



CPU SUPPLY POWER SENSE FILTER




MXM PWRSRC (GPU CORE & MEM) CURRENT SENSE



CPU POWER SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits



M78 SET FOR APPROX 3V AT 5A ON PWRSRC
MXM-HE CAN GO TO 16A, BUT M78
CARDS TARGET MAX 55W AT 12V

SCALE	COUNT	SCALE	COUNT
1.6461 A/V	.005309969 A/COUNT	1.3289 A/V	.004286786 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V		ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOB OPTION
11480264	1	RES, 3.01K, 1%, 402	R5351	20_INCH_LCD
11480254	1	RES, 2.43K, 1%, 402	R5351	24_INCH_LCD


Current & Voltage Sensing
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-7229	33
SCALE	SHT	OF
NONE	53	118

D


AMBIENT TEMP SENSOR




LCD TEMP SENSOR



CPU T-Diode Thermal Sensor



UNUSED NB THERMAL SENSORS





C

REMOTE THERMAL SENSORS (HEATSINKS AND DISKS)

PLACE ALL CAPS NEAR U5500

PLACE DISK SENSOR CONNS BOTTOM SIDE




PLACE ALL SHORTS AS CLOSE TO U5500 AS POSSIBLE
ROUTE DIODE SIGNALS AS DIFF PAIRS

A

Thermal Sensors		
SYNC_MASTER=DAVE_MASTER	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	55 OF 118




FAN 0

FAN 1

HD AND OD FAN
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	56	118	



Preliminary

CPU FAN

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	57	118	



Preliminary

ALS Support


SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHT 58	OF 118



Preliminary

SPI BootROM

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHEET 61 OF 118	

8

7

6

5

4



3

2

1



D

D




C

C



B

B



A

A

8

7

6

5

4

3

2

1

POWER SEQUENCING BLOCK DIAGRAM

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	69	118	





These caps are for Q7100

These caps are for Q7102

LAYOUT NOTE:
Place R7126 in hot spot of reg circuit.

LAYOUT NOTE:
PLACE R7108 CLOSE TO RBIAS PIN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0333	1	RES,MTL FILM,1/16W,15.8K,1.0402,SM,LF	R7116		HIGH_TDP
114S0327	1	RES,MTL FILM,1/16W,13.7K,1.0402,SM,LF	R7116		LOW_TDP

TO SUPPORT LOW TDP MEROM AND HIGH TDP MEROM ON SAME BOARD:
 - 35W TDP: 55A CONTINUOUS CURRENT
 SET R7116 TO 13.7K; OC TRIP POINT OF 65.2A
 - 55W TDP: 64A CONTINUOUS CURRENT
 SET R7116 TO 15.8K; OC TRIP POINT OF 75.2A

DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM

IMVP6 CPU VCore Regulator

SYNC_MASTER=MARK SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	71	118	

A

A

IMVP6 CPU VCORE REGULATOR



72	71	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	414
108	72	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM	420
72	72	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	424
72	72	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	428
72	72	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	432
72	71	IMVP6_VSEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	436
72	72	IMVP6_FET_RC3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	440
72	72	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	444
72	72	IMVP6_VO3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	448
72	72	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	452

IMVP6 3RD PHASE

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	72	118	


1.5V S0 & 1.05V SO RAILS



1.5V S0
M72/78
POWER BUDGET
PEAK=2.77A
AVE=2.45A

1.05V S0
M72/M78
POWER BUDGET
PEAK=3.43A
AVE=3.03A


PLANE SHORTING RESISTORS



1.5V / 1.05V SUPPLIES
SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 73 OF 118		
NONE			

1.25V S0 & MCH CORE RAILS



1.25V S0
M72/78
POWER BUDGET
PEAK=2.54A
AVE=2.01A

MCH CORE S0
M72/78
POWER BUDGET
CR_STD:
PEAK=10.1A
AVE=7.12A
CR_E:
PEAK=10.3A
AVE=6.31A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0342	1	RES,MTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7491		CR_STD
114S0309	1	RES,MTL FILM,1/16W,8.66K,1,0402,SMD,LF	R7491		CR_E

1.25V / MCH CORE SUPPLIES


SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	74	118	

1.8V S3 / MEM VTT RAILS



DDR2 Vtt Regulator




1.8V S3 / 0.9V S0 SUPPLIES
SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	75	118	

5V S5 & 3.3V S3 RAILS



3.3V S3
M72/M78
POWER BUDGET
PEAK=6.06A
AVE=3.06A

5V S5
M72/M78
POWER BUDGET
M72 PEAK=12.0A
M72 AVE=6.83A
M78 PEAK=8.91A
M78 AVE=5.33A

5V S5 / 3.3V S3 SUPPLIES

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	76	118	

8

7

6

5

4

3

2

1

D

C

B

A


D

C


B

A

3.3V S5 RAIL



2.5V S0 RAIL



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

3.3V / 2.5V POWER SUPPLIES
 SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	77		118

8

7

6


5

4

3

2

1



	I	Rds (on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
FDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V

S3 & S0 FETs
 SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	78 OF 118

Page Notes

Power aliases required by this page:

- =PP12V_S0_MXM
- =PP5V_S0_MXM
- =PP1V8_S0_MXM

Signal aliases required by this page:

(NONE)

BOM options provided by this page:




(NONE)

Note: PCI-E Lanes are reversed to untangle routes
Need to stuff config strap using BOM option NBCFG_PEG_REVERSE
Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

MXM SPEC POWER REQUIREMENTS
(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

APPLE P/N: 516S0562



MXM PCI-E & PWR
 SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	84	118	

Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP2V5_S0_MXM


Signal aliases required by this page:
 - =SMB_GPU_THRM_DATA
 - =SMB_GPU_THRM_CLK

BOM options provided by this page:
 24_INCH_LCD


MXM SPEC POWER REQUIREMENTS
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

MXM SYSTEM INFORMATION ROM



J8400 AS0B52X-S43E-XF



INPUT ENABLES HDMI FOR NVIDIA CARDS
 REMOVE THESE RESISTORS IN PROTO 2
 IF THIS PIN CONFIRMED TO BE USED
 FOR MXM_SPDIF IN

MXM I/O	
SYNC_MASTER=M78_MLB	SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	85 OF 118

Page Notes

Power aliases required by this page:
 - =PPV_S0_LCD_24INCH
 - =PPV_S0_LCD_20INCH
 - =PP3V3_S0_VIDEO


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 20_INCH_LCD, 24_INCH_LCD

LCD (LVDS) INTERFACE

INVERTER INTERFACE

INVERTER CONNECTOR INCORPORATED INTO AC/DC CONNECTOR




INTERNAL DISPLAY CONNS

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	90	118	



ANALOG FILTERING
PLACE CLOSE TO CONNECTOR

PLACE R9760 & R9761 CLOSE TO DVI CONNECTOR


VIDEO_MUX_SEL	OUT
1	CRT
0	TV

PLACE U9120 NEAR GMCH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1700	1	QUAD SPDT HIGH-BANDWIDTH VIDEO SWITCH, LOW ON-RES	U9130	CRITICAL	

Analog Video Support
 SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	91 OF 118



DVI DDC CURRENT LIMIT DVI INTERFACE
(55mA requirement per DVI spec)

PLACE CLOSE TO MINI-DVI CONNECTOR
3V LEVEL SHIFTERS

DON'T USE M51 SPECIFIC: 514S0129
APPLE PN: 514S0167

CRITICAL
J9410
MINI-DVI-M72
F-ST-SM

FOR IMAGE PLANE, THE SHELL PINS OF THE CONNECTOR
ARE ALIASED DIRECTLY TO DIGITAL GROUND
IF CAPS ARE NECESSARY LATER, THEY SHOULD
BE ADDED TO THE PAGE WHERE SIGNAL
=GND_CHASSIS_DVI IS CONNECTED

External Display Conns

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	94 OF 118

8

7

6

5

4

3

2

1

D

D

C




C

B

B

A

A



Preliminary

MLB: AUDIO CONNECTOR

SYNC_MASTER=DEREK SYNC_DATE=4/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	REV.
NONE	98	118	

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	*	*	SPACING_0.2MM
FSB_ADSTB	*	*	SPACING_0.3MM
FSB_DATA	*	*	SPACING_0.2MM
FSB_DSTB	*	*	SPACING_0.3MM
FSB_COMMON	*	*	SPACING_0.2MM

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CPU_55S	*	55_OHM_SE
CPU_27P4S	*	27P4_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_2T01	*	*	SPACING_0.2MM
CPU_COMP	*	*	SPACING_0.6MM
CPU_GTLREF	*	*	SPACING_0.6MM
CPU_ITP	*	*	SPACING_0.2MM
CPU_VCCSENSE	*	*	SPACING_0.6MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	PROPERTY	VALUE
FSB_COMMON	FSB_55S	FSB_COMMON		FSB ADS L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB_BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB_BPRI L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB_BREQ0 L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB_DBSY L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB_DEFER L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB_DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB_DRY L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB_HIT L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB_HITM L	7 10 14
FSB_COMMON_2P2	FSB_55S	FSB_COMMON		FSB_LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB_RS L<2>.0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB_TRDY L	10 14
FSB_CPUREST_1	FSB_55S	FSB_COMMON		FSB_CPUREST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA		FSB D L<15>.1>	10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA		FSB D L<0>	7 10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA		FSB DINV L<0>	7 10 14
FSB_DSTR0	FSB_DSTR_55S	FSB_DSTR		FSB_DSTB L P<0>	7 10 14
FSB_DSTR0	FSB_DSTR_55S	FSB_DSTR		FSB_DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA		FSB D L<31>.17>	10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA		FSB D L<16>	7 10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA		FSB DINV L<1>	7 10 14
FSB_DSTR1	FSB_DSTR_55S	FSB_DSTR		FSB_DSTB L P<1>	7 10 14
FSB_DSTR1	FSB_DSTR_55S	FSB_DSTR		FSB_DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA		FSB D L<47>.42>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA		FSB D L<41>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA		FSB D L<40>.32>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA		FSB DINV L<2>	7 10 14
FSB_DSTR2	FSB_DSTR_55S	FSB_DSTR		FSB_DSTB L P<2>	7 10 14
FSB_DSTR2	FSB_DSTR_55S	FSB_DSTR		FSB_DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA		FSB D L<63>.60>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA		FSB D L<59>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA		FSB D L<58>.48>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA		FSB DINV L<3>	7 10 14
FSB_DSTR3	FSB_DSTR_55S	FSB_DSTR		FSB_DSTB L P<3>	7 10 14
FSB_DSTR3	FSB_DSTR_55S	FSB_DSTR		FSB_DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR		FSB A L<16>.7>	10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR		FSB A L<5>.3>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR		FSB A L<6>	7 10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR		FSB REQ L<4>.0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB		FSB_ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR		FSB A L<35>.28>	10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR		FSB A L<26>.17>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR		FSB A L<27>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB		FSB_ADSTB L<1>	7 10 14
CPU_FERR_1	CPU_55S	CPU_55S		CPU_FERR L	10
CPU_FERR_1	CPU_55S	CPU_55S		CPU_FERR L	10 23
CPU_PROCHOT_1	CPU_55S	CPU_2T01		CPU_PROCHOT L	10 60
CPU_FWRGD	CPU_55S	CPU_55S		CPU_FWRGD	7 10 13 23
CPU_INTR	CPU_55S	CPU_55S		CPU_INTR	7 10 23
CPU_NMI	CPU_55S	CPU_55S		CPU_NMI	7 10 23
CPU_A20M_L	CPU_55S	CPU_55S		CPU_A20M L	7 10 23
CPU_DPSLP_L	CPU_55S	CPU_55S		CPU_DPSLP L	10 23
CPU_IGNNE_L	CPU_55S	CPU_55S		CPU_IGNNE L	7 10 23
CPU_INIT_L	CPU_55S	CPU_55S		CPU_INIT L	7 10 23 61
CPU_SMI_L	CPU_55S	CPU_55S		CPU_SMI L	7 10 23
CPU_STPCLK_L	CPU_55S	CPU_55S		CPU_STPCLK L	7 10 23
PM_THRNTRIP_1	CPU_55S	CPU_2T01		PM_THRNTRIP L	10 16 23 60
FSB_CPUSLP_L	CPU_55S	CPU_55S		FSB_CPUSLP L	10 14
PM_DPSLPVR	CPU_55S	CPU_2T01		PM_DPSLPVR	16 25 71
IMVP_DPSLPVR	CPU_55S	CPU_2T01		IMVP_DPSLPVR	71
CPU_BSEL<0>	CPU_55S	CPU_2T01		CPU_BSEL<0>	10 30
NB_BSEL<0>	CPU_55S	CPU_2T01		NB_BSEL<0>	13 16 30
CPU_BSEL<1>	CPU_55S	CPU_2T01		CPU_BSEL<1>	10 30
NB_BSEL<1>	CPU_55S	CPU_2T01		NB_BSEL<1>	13 16 30
CPU_BSEL<2>	CPU_55S	CPU_2T01		CPU_BSEL<2>	10 30
NB_BSEL<2>	CPU_55S	CPU_2T01		NB_BSEL<2>	13 16 30
CPU_DDRSTP_L	CPU_55S	CPU_2T01		CPU_DDRSTP L	10 16 23 71
CPU_GTLREF	CPU_55S	CPU_GTLREF		CPU_GTLREF	10
CPU_COMP<3>	CPU_55S	CPU_COMP		CPU_COMP<3>	10
CPU_COMP<2>	CPU_27P4S	CPU_COMP		CPU_COMP<2>	10
CPU_COMP<1>	CPU_55S	CPU_COMP		CPU_COMP<1>	10
CPU_COMP<0>	CPU_27P4S	CPU_COMP		CPU_COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP		XDP_TDI	10 13
XDP_TDO	CPU_55S	CPU_ITP		XDP_TDO	10 13
XDP_TMS	CPU_55S	CPU_ITP		XDP_TMS	10 13
XDP_TCK	CPU_55S	CPU_ITP		XDP_TCK	10 13
XDP_TRST_1	CPU_55S	CPU_ITP		XDP_TRST L	10 13
XDP_BPM_1	CPU_55S	CPU_ITP		XDP_BPM L<4>.0>	10 13
XDP_BPM_15	CPU_55S	CPU_ITP		XDP_BPM L<5>	10 13
CLK_FSB_100M	CLK_FSB_100M	CLK_FSB		XDP_CLK_P	13 30 105
CLK_FSB_100M	CLK_FSB_100M	CLK_FSB		XDP_CLK_N	13 30 105
(FSB_CPUREST_1)	CPU_55S	CPU_ITP		ITP_CPUREST L	
CPU_VID<6>.0>	CPU_55S	CPU_2T01		CPU_VID<6>.0>	11 12
IMVP6_VID<6>.0>	CPU_55S	CPU_2T01		IMVP6_VID<6>.0>	12 71
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU_VCCSENSE P	11 71
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU_VCCSENSE N	11 71
IMVP6_VSEN_P	CPU_27P4S	CPU_VCCSENSE		IMVP6_VSEN P	71
IMVP6_VSEN_N	CPU_27P4S	CPU_VCCSENSE		IMVP6_VSEN N	71

CPU/FSB Constraints

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	100 OF 118

PCI-Express / DMI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_100D	*	100_OHM_DIFF
DMI_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	SPACING_0.5MM
DMI	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	*	100_OHM_DIFF
CRT_55S	*	55_OHM_SE
CRT_50S	*	50_OHM_SE
TMDS_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	*	*	SPACING_0.5MM
CRT	*	*	SPACING_0.6MM
CRT	CRT	*	SPACING_0.5MM
TVDAC			
CRT_SYNC	*	*	SPACING_0.6MM
CRT_SYNC	CRT_SYNC	*	SPACING_0.5MM
TMDS	*	*	SPACING_0.5MM

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		CONSTRAINT	ROW
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG_R2D P<15..0>	84
	PCIE_100D	PCIE	PEG_R2D N<15..0>	84
	PCIE_100D	PCIE	PEG_R2D C P<15..0>	15 84
	PCIE_100D	PCIE	PEG_R2D C N<15..0>	15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R P<15..8>	15 84
	PCIE_100D	PCIE	PEG_D2R N<15..8>	15 84
PEG_D2R_EP	PCIE_100D	PCIE	PEG_D2R P<7>	7 15 84
	PCIE_100D	PCIE	PEG_D2R N<7>	7 15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R P<6..0>	15 84
	PCIE_100D	PCIE	PEG_D2R N<6..0>	15 84
DMI_N2S	DMI_100D	DMI	DMI_N2S P<3..1>	16 24
DMI_N2S_EP	DMI_100D	DMI	DMI_N2S P<0>	7 16 24
	DMI_100D	DMI	DMI_N2S N<3..0>	7 16 24
DMI_S2N	DMI_100D	DMI	DMI_S2N P<3..1>	16 24
DMI_S2N_EP	DMI_100D	DMI	DMI_S2N P<0>	7 16 24
	DMI_100D	DMI	DMI_S2N N<3..0>	7 16 24

Preliminary

NB Constraints		
SYNC_MASTER=T9_MLB	SYNC_DATE=09/27/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE		SHT	OF
NONE		101	118

Disk Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
IDE_55S	*	55_OHM_SE
SATA_55S	*	55_OHM_SE
SATA_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
IDE	*	*	SPACING_0.18MM
SATA	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HDA_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	SPACING_0.18MM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_60S	*	55_OHM_SE
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	SPACING_0.5MM

DG SAYS MINIMUM SPACING 50 MILS FROM USB TO CLOCKS

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_55S	*	55_OHM_SE
SPI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SPACING_0.3MM
SPI	*	*	SPACING_0.18MM

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IDE_FDD	IDE_55S	IDE	IDE_FDD<15..10>	23 44
IDE_FDD_SP	IDE_55S	IDE	IDE_FDD<9>	7 23 44
IDE_FDD	IDE_55S	IDE	IDE_FDD<8..0>	23 44
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L	23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L	23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW L	23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW R	7 23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK L	23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK R	23 44
IDE_PDDREQ	IDE_55S	IDE	IDE_PDDREQ	23 44
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY	7 23 44
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14	23 44
ODD_RST_5VTOL	IDE_55S	IDE	ODD_RST_5VTOL L	24 44
ODD_RST_5VTOL	IDE_55S	IDE	ODD_RST_5VTOL R	24 44
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_N	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_P	45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_N	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_N	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_P	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_N	45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_N	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_N	23 45
SATA_BIAS	SATA_55S	SATA	SATA_BIAS	45
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	23 98
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK R	23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	23 98
HDA_SYNC	HDA_55S	HDA	HDA_SYNC R	23
HDA_RST_L	HDA_55S	HDA	HDA_RST L	23 98
HDA_RST_L	HDA_55S	HDA	HDA_RST L R	23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	23 98
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN CODEC	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT R	23
USB_EXT_A	USB_90D	USB	USB_EXT_A P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A N	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A MUXED P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A MUXED N	24 46
USB_MINI	USB_90D	USB	USB_MINI P	24 34
USB_MINI	USB_90D	USB	USB_MINI N	24 34
USB_EXT_D	USB_90D	USB	USB_EXT_D P	24 46
USB_EXT_D	USB_90D	USB	USB_EXT_D N	24 46
USB_CAMERA	USB_90D	USB	USB_CAMERA P	7 24 47
USB_CAMERA	USB_90D	USB	USB_CAMERA N	7 24 47
USB_BT	USB_90D	USB	USB_BT P	7 24 47
USB_BT	USB_90D	USB	USB_BT N	7 24 47
USB_TPAD	USB_90D	USB	USB_TPAD P	24 47
USB_TPAD	USB_90D	USB	USB_TPAD N	24 47
USB_IR	USB_90D	USB	USB_IR P	7 24 47
USB_IR	USB_90D	USB	USB_IR N	7 24 47
USB_EXT_B	USB_90D	USB	USB_EXT_B P	24 46
USB_EXT_B	USB_90D	USB	USB_EXT_B N	24 46
USB_EXCARD	USB_90D	USB	USB_EXCARD P	24 47
USB_EXCARD	USB_90D	USB	USB_EXCARD N	24 47
USB_EXTC	USB_90D	USB	USB_EXTC P	24 46
USB_EXTC	USB_90D	USB	USB_EXTC N	24 46
USB_BIAS	USB_60S	USB	USB_BIAS	24
SMB_SR_SCT	SMB_55S	SMB	SMB_CLK	25 52
SMB_SR_SCT	SMB_55S	SMB	SMB_DATA	25 52
SMB_SR_ME_SCT	SMB_55S	SMB	SMB_ME_CLK	25 52
SMB_SR_ME_SCT	SMB_55S	SMB	SMB_ME_DATA	25 52
SPI_SCLK	SPI_55S	SPI	SPI_SCLK R	24 61
SPI_SCLK	SPI_55S	SPI	SPI_SCLK	7 61
SPI_A_SCLK	SPI_55S	SPI	SPI_A_SCLK R	24 61
SPI_B_SCLK	SPI_55S	SPI	SPI_B_SCLK R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI	61
SPI_A_SI	SPI_55S	SPI	SPI_A_SI R	61
SPI_B_SI	SPI_55S	SPI	SPI_B_SI R	61
SPI_SO	SPI_55S	SPI	SPI_A_SO R	7 24 61
SPI_SO	SPI_55S	SPI	SPI_B_SO R	7 61
SPI_SO	SPI_55S	SPI	SPI_B_SO	61
SPI_CE_L0	SPI_55S	SPI	SPI_CE R L<0>	24 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE L<0>	7 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE R L<1>	24 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE L<1>	7 61

SB Constraints (1 of 2)

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

DRAWING NUMBER: 051-7229

SCALE: NONE

SHEET: 103 OF 118

REV: 33

PCI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	*	*	STANDARD

CHANGED TO 0.1MM SPACING AS THERE ARE NO PCI DEVICES

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLINK_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK	*	*	SPACING_0.18MM
CLINK_VREF	*	*	SPACING_0.3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_12MIL	*	=STANDARD	0.3 MM	0.125 MM	7.5 MM	=STANDARD	=STANDARD

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	*	*	SPACING_0.5MM
ENET_MDI	ENET_MDI_TERM	*	SPACING_0.2MM

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCI_55S	PCI	PCI_AD<18..0>	24 28
	PCI_55S	PCI	PCI_AD<19>	24 28
	PCI_55S	PCI	PCI_AD<20>	24 28
	PCI_55S	PCI	PCI_AD<31..21>	24 28
	PCI_55S	PCI	PCI_PAR	24 28
	PCI_55S	PCI	PCI_C_BE_L<3..0>	24 28
	PCI_55S	PCI	PCI_IRDY_L	24
	PCI_55S	PCI	PCI_DEVSEL_L	24
	PCI_55S	PCI	PCI_PERR_L	24
	PCI_55S	PCI	PCI_LOCK_L	24
	PCI_55S	PCI	PCI_SERR_L	24 28
	PCI_55S	PCI	PCI_STOP_L	24
	PCI_55S	PCI	PCI_TRDY_L	24
	PCI_55S	PCI	PCI_FRAME_L	24
	PCI_55S	PCI	PCI_FW_REQ_L	24
	PCI_55S	PCI	PCI_FW_GNT_L	24
	PCI_55S	PCI	PCI_REQ1_L	7 24
	PCI_55S	PCI	PCI_GNT1_L	7 24
	PCI_55S	PCI	PCI_REQ2_L	7 24
	PCI_55S	PCI	PCI_GNT2_L	7 24
	INT_PIRQA_I	PCI	INT_PIRQA_L	24
	INT_PIRQB_I	PCI	INT_PIRQB_L	24
	INT_PIRQC_I	PCI	INT_PIRQC_L	24
	INT_PIRQD_I	PCI	INT_PIRQD_L	24
	INT_PIRQA_L	PCI	INT_PIRQA_L	24
	INT_PIRQB_L	PCI	INT_PIRQB_L	24
	INT_PIRQC_L	PCI	INT_PIRQC_L	24
	INT_PIRQD_L	PCI	INT_PIRQD_L	24
	PCI_E_R2D	PCIE	PCIE_MINI_R2D_C_P	24 34
	PCI_E_R2D	PCIE	PCIE_MINI_R2D_C_N	24 34
	PCI_E_D2R	PCIE	PCIE_MINI_D2R_P	7 24 34
	PCI_E_D2R	PCIE	PCIE_MINI_D2R_N	7 24 34
	PCI_E_R2D	PCIE	PCIE_ENET_R2D_C_P	24 37
	PCI_E_R2D	PCIE	PCIE_ENET_R2D_C_N	24 37
	PCI_E_D2R	PCIE	PCIE_ENET_D2R_P	7 24 37
	PCI_E_D2R	PCIE	PCIE_ENET_D2R_N	7 24 37
	PCI_E_R2D	PCIE	PCIE_FW_R2D_C_P	40 42
	PCI_E_R2D	PCIE	PCIE_FW_R2D_C_N	40 42
	PCI_E_D2R	PCIE	PCIE_FW_D2R_P	7 40 42
	PCI_E_D2R	PCIE	PCIE_FW_D2R_N	7 40 42
	GLAN_COMP		GLAN_COMP	23
	CLINK_NB	CLINK_55S	CLINK_NB_CLK	7 16 25
	CLINK_NB	CLINK_55S	CLINK_NB_DATA	7 16 25
	CLINK_NB_RESET_L	CLINK_55S	CLINK_NB_RESET_L	16 25
	NB_CLINK_VREF	CLINK_12MIL	NB_CLINK_VREF	16
	SB_CLINK_VREF0	CLINK_12MIL	SB_CLINK_VREF0	25
	SB_CLINK_VREF1	CLINK_12MIL	SB_CLINK_VREF1	25
		D2R	PP1V9R2V5_ENET_PHY_AVDD	37 39
		P2R	PP1V9R2V5_S3_ENET_R	38
		ENET_MDI_TERM	ENET_MDI0	37
		ENET_MDI_TERM	ENET_MDI1	37
		ENET_MDI_TERM	ENET_MDI2	37
		ENET_MDI_TERM	ENET_MDI3	37
	ENET_MDI0	ENET_100D	ENET_MDI_P<0>	37 39
	ENET_MDI0	ENET_100D	ENET_MDI_N<0>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_P<1>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_N<1>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_P<2>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_N<2>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_P<3>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_N<3>	37 39

Preliminary

SB Constraints (2 of 2)

SYNC_MASTER=(MASTER) SYNC_DATE=(10/02/2006)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHT 104 OF 118	

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_FSB_100D	*	100_OHM_DIFF
CLK_PCIE_100D	*	100_OHM_DIFF
CLK_MED_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	*	*	CLK_SPACING_0.6MM
CLK_PCIE	*	*	CLK_SPACING_0.5MM
CLK_MED	*	*	CLK_SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
(CK505_CPU)	CLK_FSB_100D	CLK_FSB
(CK505_CPU)	CLK_FSB_100D	CLK_FSB
(CK505_NB)	CLK_FSB_100D	CLK_FSB
(CK505_NB)	CLK_FSB_100D	CLK_FSB
(CK505_ITP)	CLK_FSB_100D	CLK_FSB
(CK505_ITP)	CLK_FSB_100D	CLK_FSB
(CK505_PCIE0)	CLK_MED_55S	CLK_MED
(CK505_PCIE1)	CLK_MED_55S	CLK_MED
(CK505_PCIE1)	CLK_MED_55S	CLK_MED
(CK505_PCIE1)	CLK_MED_55S	CLK_MED
(CK505_PCIE1)	CLK_MED_55S	CLK_MED
(CK505_PCIE1)	CLK_MED_55S	CLK_MED
(CK505_PCIE1)	CLK_MED_55S	CLK_MED
(CK505_PCIE1)	CLK_MED_55S	CLK_MED
(CPU_BSEL0)	CLK_MED_55S	CLK_MED
(CPU_BSEL2)	CLK_MED_55S	CLK_MED
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC7)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC7)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE
(CK505_CPU)	CLK_FSB_100D	CLK_FSB
(CK505_CPU)	CLK_FSB_100D	CLK_FSB
(CK505_NB)	CLK_FSB_100D	CLK_FSB
(CK505_NB)	CLK_FSB_100D	CLK_FSB
(CK505_ITP)	CLK_FSB_100D	CLK_FSB
(CK505_ITP)	CLK_FSB_100D	CLK_FSB
(CK505_PCIE0)	CLK_MED_55S	CLK_MED
(CK505_PCIE1)	CLK_MED_55S	CLK_MED
(CK505_PCIE2)	CLK_MED_55S	CLK_MED
(CK505_PCIE3)	CLK_MED_55S	CLK_MED
(CPU_BSEL0)	CLK_MED_55S	CLK_MED
(CPU_BSEL2)	CLK_MED_55S	CLK_MED
(CPU_BSEL0)	CLK_MED_55S	CLK_MED
(CPU_BSEL2)	CLK_MED_55S	CLK_MED
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE

D

D

C

C

B

B

A

A

PRELIM

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE		SHT	OF
NONE		105	118

Clock Constraints	
SYNC_MASTER=T9_MLB	SYNC_DATE=09/27/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

8

7

6

5

4

3

2

1

FireWire Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FW_110D	*	110_OHM_DIFF
FW_110D	BGA_P1MM	110_OHM_DIFF_ESCAPE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FW_TP	*	*	SPACING_0.3MM

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_0_TPA	FW_110D	FW_TP	FW_PORT0_TPA_P 43
	FW_110D	FW_TP	FW_PORT0_TPA_N 43
FW_0_TPB	FW_110D	FW_TP	FW_PORT0_TPB_P 43
	FW_110D	FW_TP	FW_PORT0_TPB_N 43
FW_1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_N 43
FW_1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_N 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_N 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_N 43
Port 2 Not Used			

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL 52
SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA 52
SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL 52
SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA 52
SMBUS_SMC_O_S0_SCL	SMB_55G	SMB	SMBUS_SMC_O_S0_SCL 52
SMBUS_SMC_O_S0_SDA	SMB_55G	SMB	SMBUS_SMC_O_S0_SDA 52
SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL 52
SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA 52
SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL 52
SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA 52

Preliminary

FireWire & SMC Constraints

SYNC_MASTER=T9_MLB

SYNC_DATE=09/27/2006

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	900
PWR	*	=STANDARD	900

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PWR	*	PWR_P2MM
MEM_CMD	PWR	*	PWR_P2MM
MEM_CTRL	PWR	*	PWR_P2MM
MEM_DATA	PWR	*	PWR_P2MM
MEM_DQS	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK_VREF	GND	*	GND_P2MM
CLK_MED	GND	*	GND_P2MM
CLK_PCIE	GND	*	GND_P2MM
DMI	GND	*	GND_P2MM

PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	PWR	*	PWR_P2MM
DMI	PWR	*	PWR_P2MM
SATA	PWR	*	PWR_P2MM
USB	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	SPACING_0.4MM
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
SMS	*	*	SPACING_0.3MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM
ENET_MDI	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_MED	PWR	*	GND_P2MM

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
TMDS_DATA	TMDS_100D	TMDS	TMDS_DATA P<3..0>	85 94
TMDS_100D	TMDS		TMDS_DATA N<3..0>	85 94
TMDS_CLK	TMDS_100D	TMDS	TMDS_CLK P	85 94
TMDS_100D	TMDS		TMDS_CLK N	85 94
TMDS_100D	TMDS		TMDS_CONN DP<3..0>	94
TMDS_100D	TMDS		TMDS_CONN DN<3..0>	94
TMDS_100D	TMDS		TMDS_CONN CLKP	94
TMDS_100D	TMDS		TMDS_CONN CLKN	94
(USB_EXTA)	USB_90D	USB	USB_PORT0 P	46
(USB_EXTB)	USB_90D	USB	USB_PORT0 N	46
(USB_EXTC)	USB_90D	USB	USB_PORT1 P	46
(USB_EXTD)	USB_90D	USB	USB_PORT1 N	46
(USB_EXTE)	USB_90D	USB	USB_PORT2 P	46
(USB_EXTF)	USB_90D	USB	USB_PORT2 N	46
(USB_EXTG)	USB_90D	USB	USB_C_MIXED P	46
(USB_EXTH)	USB_90D	USB	USB_C_MIXED N	46
(USB_CAMERA)	USB_90D	USB	USB_CAMERA L P	47
(USB_CAMERA)	USB_90D	USB	USB_CAMERA L N	47
(USB_IR)	USB_90D	USB	USB_IR L P	47 58
(USB_IR)	USB_90D	USB	USB_IR L N	47 58
LVDS_A_CLK	LVDS_100D	LVDS	LVDS_L_CLK P	85 90
LVDS_A_CLK	LVDS_100D	LVDS	LVDS_L_CLK N	85 90
LVDS_A_DATA	LVDS_100D	LVDS	LVDS_L_DATA P<3..0>	85 90
LVDS_A_DATA	LVDS_100D	LVDS	LVDS_L_DATA N<3..0>	85 90
LVDS_B_CLK	LVDS_100D	LVDS	LVDS_U_CLK P	85 90
LVDS_B_CLK	LVDS_100D	LVDS	LVDS_U_CLK N	85 90
LVDS_B_DATA	LVDS_100D	LVDS	LVDS_U_DATA P<3..0>	85 90
LVDS_B_DATA	LVDS_100D	LVDS	LVDS_U_DATA N<3..0>	85 90
PCIE_100D	PCIE		PCIE_FW_R2D N	7 40
PCIE_100D	PCIE		PCIE_FW_R2D P	7 40
PCIE_100D	PCIE		PCIE_FW_D2R C N	40
PCIE_100D	PCIE		PCIE_FW_D2R C P	40
PCIE_100D	PCIE		PCIE_ENET_R2D P	7 37
PCIE_100D	PCIE		PCIE_ENET_R2D N	7 37
PCIE_100D	PCIE		PCIE_ENET_D2R C P	37
PCIE_100D	PCIE		PCIE_ENET_D2R C N	37
PCIE_100D	PCIE		PCIE_MINI_R2D N	14
PCIE_100D	PCIE		PCIE_MINI_R2D P	14
ENET_MDI_T	ENET_100D	ENET_MDI	ENET_MDI T P<0>	39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET_MDI T N<0>	39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET_MDI T P<1>	39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET_MDI T N<1>	39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET_MDI T P<2>	39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET_MDI T N<2>	39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET_MDI T P<3>	39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET_MDI T N<3>	39
ENET_MDI_R	ENET_100D	ENET_MDI	ENET_MDI R P<0>	
ENET_MDI_R	ENET_100D	ENET_MDI	ENET_MDI R N<0>	
ENET_MDI_R	ENET_100D	ENET_MDI	ENET_MDI R P<1>	
ENET_MDI_R	ENET_100D	ENET_MDI	ENET_MDI R N<1>	
ENET_MDI_R	ENET_100D	ENET_MDI	ENET_MDI R P<2>	
ENET_MDI_R	ENET_100D	ENET_MDI	ENET_MDI R N<2>	
ENET_MDI_R	ENET_100D	ENET_MDI	ENET_MDI R P<3>	
ENET_MDI_R	ENET_100D	ENET_MDI	ENET_MDI R N<3>	
CRT_50R	CRT		GPU_TV_COMP	85 91
CRT_50R	CRT		GPU_TV_C	85 91
CRT_50R	CRT		GPU_TV_Y	85 91
CRT_RED	CRT		GPU_RED	85 91
CRT_GREEN	CRT		GPU_GRN	85 91
CRT_BLUE	CRT		GPU_BLU	85 91
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU_H2SYNC	85 91
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU_V2SYNC	85 91
CRT_SYNC	CRT_55R	CRT_SYNC	VGA_HSYNC	91 94
CRT_SYNC	CRT_55R	CRT_SYNC	VGA_VSYNC	91 94
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU_BUF_HSYNC	
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU_BUF_VSYNC	
CRT_50R	CRT		VIDEO_MUX_RED	91
CRT_50R	CRT		VIDEO_MUX_GRN	91
CRT_50R	CRT		VIDEO_MUX_BLU	91
CRT_55R	CRT		VGA_RED	91 94
CRT_55R	CRT		VGA_GRN	91 94
CRT_55R	CRT		VGA_BLU	91 94
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD P	55
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD N	55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD P	55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD N	55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD P	10 55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD N	10 55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD P	55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD N	55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD P	55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD N	55

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
IMVP6	SWITCHNODE		IMVP6_PHASE1	71
IMVP6	SWITCHNODE		IMVP6_PHASE2	71
IMVP6	SWITCHNODE		IMVP6_PHASE3	72
IMVP6	SWITCHNODE		1V05REG_SWITCHNODE	73
IMVP6	SWITCHNODE		1V55REG_SWITCHNODE	73
IMVP6	SWITCHNODE		MCH_CORES0_SWITCHNODE	74
IMVP6	SWITCHNODE		1V25REG_SWITCHNODE	74
IMVP6	SWITCHNODE		1V8S3_PHASE	75
IMVP6	SWITCHNODE		5V5S_SW	76
IMVP6	SWITCHNODE		3V3S3_SW	76
IMVP6	SWITCHNODE		P3V3S5_SW	77
IMVP6	SWITCHNODE		P2V5S0_SW	77
SMS	SMS		SMS_X_AXIS	88
SMS	SMS		SMS_Y_AXIS	89
SMS	SMS		SMS_Z_AXIS	89

M72/M78 SPECIFIC CONSTRAINTS


SYNC_MASTER=T9_MLB
 SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER	REV.
NONE	051-7229	33
SHT	108	OF 118



D C B A

D C B A

M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.340 MM	0.340 MM			
27F4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_MRD	*	BGA_P1MM	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPACING_0.15MM	*	0.15 MM	?
SPACING_0.18MM	*	0.18 MM	?
SPACING_0.2MM	*	0.2 MM	?
SPACING_0.25MM	*	0.25 MM	?
SPACING_0.3MM	*	0.3 MM	?
SPACING_0.4MM	*	0.4 MM	?
SPACING_0.5MM	*	0.5 MM	?
SPACING_0.6MM	*	0.6 MM	?
SWITCHNODE	*	0.6 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
CLK_SPACING_0.5MM	TOP, BOTTOM	0.2 MM	?
CLK_SPACING_0.6MM	TOP, BOTTOM	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF_ESCAPE	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF_ESCAPE	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.250 MM	0.250 MM
110_OHM_DIFF_ESCAPE	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.15 MM	0.15 MM			
50_OHM_SE	*	Y	0.120 MM	0.120 MM	=STANDARD	=STANDARD	=STANDARD



M72/M78 RULE DEFINITIONS
 SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	109	118	

Table with 8 columns (A, B, C, D, 1-8) and 115 rows. Title: Cref Part Report, Design: m78, Date: May 7 18:11:37 2007. Columns 1-4 (A-D) contain part numbers (e.g., C600, C621, C622) and descriptions (e.g., CAP_402, CAP_603, CAP_805). Columns 5-8 (A-D) contain part numbers (e.g., C2171, C2173, C2174) and descriptions (e.g., CAP_402-1, CAP_P_SM-CASE-C1, CAP_603, CAP_805, CAP_402). A large diagonal watermark 'UNCLASSIFIED' is visible across the center of the table. Column A (leftmost) is labeled 'A' at the bottom, and column D (rightmost) is labeled 'D' at the top.

	8	7	6	5	4	3	2	1
D	PP1442 PROBEPOINT_SM m78[7C6]							
D	PP1443 PROBEPOINT_SM m78[7C6]							
D	PP1444 PROBEPOINT_SM m78[7B6]							
D	PP1445 PROBEPOINT_SM m78[7B6]							
D	PP1446 PROBEPOINT_SM m78[7B6]							
D	PP1447 PROBEPOINT_SM m78[7B6]							
D	PP1448 PROBEPOINT_SM m78[7B6]							
D	PP1449 PROBEPOINT_SM m78[7B6]							
D	PP1450 PROBEPOINT_SM m78[7B6]							
D	PP1451 PROBEPOINT_SM m78[7B6]							
D	PP1452 PROBEPOINT_SM m78[7B6]							
D	PP1453 PROBEPOINT_SM m78[7B6]							
D	PP1454 PROBEPOINT_SM m78[7B6]							
D	PP1455 PROBEPOINT_SM m78[7B6]							
D	PP1456 PROBEPOINT_SM m78[7B6]							
D	PP1457 PROBEPOINT_SM m78[7B6]							
D	PP1458 PROBEPOINT_SM m78[7B6]							
D	PP1459 PROBEPOINT_SM m78[7B6]							
D	PP1460 PROBEPOINT_SM m78[7B6]							
D	PP1461 PROBEPOINT_SM m78[7B6]							
D	PP1462 PROBEPOINT_SM m78[7B6]							
D	PP1463 PROBEPOINT_SM m78[7B6]							
D	PP1464 PROBEPOINT_SM m78[7B6]							
D	PP1465 PROBEPOINT_SM m78[7B6]							
D	PP1466 PROBEPOINT_SM m78[7B6]							
D	PP1467 PROBEPOINT_SM m78[7B6]							
D	PP1468 PROBEPOINT_SM m78[7B6]							
D	PP1469 PROBEPOINT_SM m78[7B6]							
D	PP1470 PROBEPOINT_SM m78[7A6]							
D	PP1471 PROBEPOINT_SM m78[7A6]							
D	PP1472 PROBEPOINT_SM m78[7A6]							
D	PP1473 PROBEPOINT_SM m78[7A6]							
D	PP1474 PROBEPOINT_SM m78[7A6]							
D	PP1475 PROBEPOINT_SM m78[7A6]							
D	PP1476 PROBEPOINT_SM m78[7A6]							
D	PP1477 PROBEPOINT_SM m78[7A6]							
D	PP1478 PROBEPOINT_SM m78[7A6]							
D	PP1479 PROBEPOINT_SM m78[7A6]							
D	PP1480 PROBEPOINT_SM m78[7A6]							
D	PP1481 PROBEPOINT_SM m78[7A6]							
D	PP1482 PROBEPOINT_SM m78[7A6]							
D	PP1483 PROBEPOINT_SM m78[7A6]							
D	PP1484 PROBEPOINT_SM m78[7A6]							
D	PP1485 PROBEPOINT_SM m78[7A6]							
D	PP1486 PROBEPOINT_SM m78[7A6]							
D	PP1487 PROBEPOINT_SM m78[7A6]							
D	PP1488 PROBEPOINT_SM m78[7A6]							
D	PP1489 PROBEPOINT_SM m78[7A6]							
D	PP1490 PROBEPOINT_SM m78[7A6]							
D	PP1491 PROBEPOINT_SM m78[7A6]							
D	PP1492 PROBEPOINT_SM m78[7A6]							
D	PP1493 PROBEPOINT_SM m78[7A6]							
D	PP1494 PROBEPOINT_SM m78[7A6]							
D	PP2100 PROBEPOINT_SM m78[7C7]							
D	PP2101 PROBEPOINT_SM m78[7C7]							
D	PP2102 PROBEPOINT_SM m78[7C7]							
D	PP2103 PROBEPOINT_SM m78[7B7]							
D	PP2104 PROBEPOINT_SM m78[7B7]							
D	PP2105 PROBEPOINT_SM m78[7B7]							
D	PP2106 PROBEPOINT_SM m78[7B7]							
D	PP2107 PROBEPOINT_SM m78[7B7]							
D	PP2108 PROBEPOINT_SM m78[7B7]							
D	PP2109 PROBEPOINT_SM m78[7B7]							
D	PP2110 PROBEPOINT_SM m78[7B7]							
D	PP2111 PROBEPOINT_SM m78[7B7]							
D	PP2112 PROBEPOINT_SM m78[7B7]							
D	PP2113 PROBEPOINT_SM m78[7B7]							
D	PP2114 PROBEPOINT_SM m78[7B7]							
D	PP2115 PROBEPOINT_SM m78[7B7]							
D	PP2116 PROBEPOINT_SM m78[7B7]							
D	PP2117 PROBEPOINT_SM m78[7B7]							
D	PP2118 PROBEPOINT_SM m78[7B7]							
D	PP2119 PROBEPOINT_SM m78[7B7]							
D	PP2120 PROBEPOINT_SM m78[7B7]							
D	PP2121 PROBEPOINT_SM m78[7A7]							
D	PP2122 PROBEPOINT_SM m78[7A7]							
D	PP2123 PROBEPOINT_SM m78[7A7]							
D	PP2124 PROBEPOINT_SM m78[7A7]							
D	PP2125 PROBEPOINT_SM m78[7A7]							
D	PP2126 PROBEPOINT_SM m78[7A7]							
D	PP2127 PROBEPOINT_SM m78[7A7]							
D	PP2128 PROBEPOINT_SM m78[7A7]							
D	PP2129 PROBEPOINT_SM m78[7A7]							
D	PP2130 PROBEPOINT_SM m78[7A7]							
D	PP2131 PROBEPOINT_SM m78[7A7]							
D	PP2132 PROBEPOINT_SM m78[7B7]							
D	PP2133 PROBEPOINT_SM m78[7B7]							
D	PP3700 PROBEPOINT_SM m78[7D5]							
D	PP3701 PROBEPOINT_SM m78[7D5]							
D	PP3702 PROBEPOINT_SM m78[7D5]							
D	PP3703 PROBEPOINT_SM m78[7D5]							
D	PP3704 PROBEPOINT_SM m78[7D5]							
D	PP4000 PROBEPOINT_SM m78[7D5]							
D	PP4001 PROBEPOINT_SM m78[7D5]							
D	PP4002 PROBEPOINT_SM m78[7D5]							
D	PP4003 PROBEPOINT_SM m78[7D5]							
D	PP4004 PROBEPOINT_SM m78[7D5]							
D	PP4900 PROBEPOINT_SM m78[7C5]							
D	PP4901 PROBEPOINT_SM m78[7C5]							
D	PP4902 PROBEPOINT_SM m78[7C5]							
D	PP4903 PROBEPOINT_SM m78[7C5]							
D	Q600 TRA_2N7002_SOT23-LF m78[6A8]							
D	Q610 TRA_2N7002_SOT23-LF m78[6D7]							
D	Q3800 TRA_PBSS55402_SOT223 m78[38C5]							
D	Q3810 TRA_PBSS55402_SOT223 m78[38A4]							
D	Q4000 TRA_BFS9_SOT23-4 m78[42B6]							
D	Q4600 TRA_2N7002_SOT23-LF m78[46C8]							
D	Q5050 TRA_DUAL_MMDDT3906_SO m78[50A6 50A7]							
D	T-363							
D	Q5052 TRA_2N7002_SOT23-LF m78[50A8]							
D	Q5077 TRA_DUAL_MMDDT3904_SO m78[50D1 50D2]							
D	T-363-LF							
D	Q5095 TRA_2N7002DW_SOT-363 m78[50C2 50C2]							
D	Q5190 TRA_DUAL_MMDDT3904_SO m78[51B3 51C4]							
D	T-363-LF							
D	Q5139 TRA_2N7002_SOT23-LF m78[53B7]							
D	Q5341 TRA_FDC796N_SUPERSOT m78[53B6]							
D	-6							
D	Q5600 TRA_NTSS5443T1_1206A m78[56D4]							
D	-03-LF							
D	Q5602 TRA_2N7002_SOT23-LF m78[56D6]							
D	Q5603 TRA_NTSS5443T1_1206A m78[56B4]							
D	-03-LF							
D	Q5605 TRA_2N7002_SOT23-LF m78[56B6]							
D	Q5700 TRA_NTSS5443T1_1206A m78[57D4]							
A								
A								
B								
B								
C								
C								
D								
D								

