

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

| REV | ECN | DESCRIPTION OF REVISION | CK APPD | DATE |
|-----|------------|-------------------------|---------|------------|
| 6 | 0002265654 | ENGINEERING RELEASED | | 2013-08-22 |

SCHEM, MLB_KEPLER, J45G

8/22/2013 DVT

| Page | Contents | Sync | Date |
|------|---------------------------------------|---------------|------------|
| 1 | Table of Contents | MASTER | |
| 2 | BOM Configuration | J15_REFERENCE | 07/31/2012 |
| 3 | BOM Configuration | J15_REFERENCE | 07/31/2012 |
| 4 | PD Parts | CLEAN_J45 | 06/03/2013 |
| 5 | CPU DMI/PEG/FDI/RSVD | CLEAN_J45 | 04/26/2013 |
| 6 | CPU Clock/Misc/JTAG/CFG | CLEAN_J45 | 04/26/2013 |
| 7 | CPU DDR3 Interfaces | CLEAN_J45 | 04/26/2013 |
| 8 | CPU Power | CLEAN_J45 | 04/26/2013 |
| 9 | CPU Ground | CLEAN_J45 | 04/26/2013 |
| 10 | CPU Decoupling | CLEAN_J15 | 05/02/2013 |
| 11 | PCH RTC/HDA/JTAG/SATA/CLK | CLEAN_J45 | 04/26/2013 |
| 12 | PCH DMI/FDI/PM/GFX/PCI | CLEAN_J45 | 04/26/2013 |
| 13 | PCH PCI-E/USB | CLEAN_J45 | 04/26/2013 |
| 14 | PCH GPIO/MISC/NCTF | CLEAN_J45 | 04/26/2013 |
| 15 | PCH Power | CLEAN_J45 | 04/26/2013 |
| 16 | PCH Grounds | CLEAN_J45 | 04/26/2013 |
| 17 | PCH DECOUPLING | CLEAN_J45 | 04/26/2013 |
| 18 | CPU & PCH XDP | CLEAN_J45 | 04/26/2013 |
| 19 | Chipset Support | CLEAN_J45 | 04/26/2013 |
| 20 | Project Chipset Support | CLEAN_J45 | 04/26/2013 |
| 21 | CPU Memory S3 Support | CLEAN_J45 | 04/26/2013 |
| 22 | DDR3 VREF MARGINING | CLEAN_J45 | 04/26/2013 |
| 23 | DDR3 SDRAM Bank A (1 OF 2) | CLEAN_J45 | 04/26/2013 |
| 24 | DDR3 SDRAM Bank A (2 OF 2) | CLEAN_J45 | 04/26/2013 |
| 25 | DDR3 SDRAM Bank B (1 OF 2) | CLEAN_J45 | 04/26/2013 |
| 26 | DDR3 SDRAM Bank B (2 OF 2) | CLEAN_J45 | 04/26/2013 |
| 27 | DDR3 Termination | CLEAN_J45 | 04/26/2013 |
| 28 | Thunderbolt Host (1 of 2) | CLEAN_J45 | 04/26/2013 |
| 29 | Thunderbolt Host (2 of 2) | CLEAN_J45 | 04/26/2013 |
| 30 | Thunderbolt Mobile Support | CLEAN_J45 | 04/26/2013 |
| 31 | Thunderbolt Connector A | CLEAN_J45 | 04/26/2013 |
| 32 | Thunderbolt Connector B | CLEAN_J45 | 04/26/2013 |
| 33 | X29C CONNECTOR | CLEAN_J45 | 04/26/2013 |
| 34 | SSD Connector | CLEAN_J45 | 04/26/2013 |
| 35 | Camera 1 of 2 | CLEAN_J45 | 04/26/2013 |
| 36 | Camera 2 of 2 | CLEAN_J45 | 04/26/2013 |
| 37 | USB 3.0 CONNECTORS | CLEAN_J45 | 04/26/2013 |
| 38 | KEYBOARD/TRACKPAD (1 OF 2) | CLEAN_J45 | 04/26/2013 |
| 39 | KEYBOARD/TRACKPAD (2 OF 2) | CLEAN_J45 | 04/26/2013 |
| 40 | SMC | CLEAN_J45 | 04/26/2013 |
| 41 | SMC Shared Support | CLEAN_J45 | 04/26/2013 |
| 42 | SMC Project Support | CLEAN_J45 | 04/26/2013 |
| 43 | SMBus Connections | CLEAN_J45 | 04/26/2013 |
| 44 | High Side Voltage and Current Sensing | CLEAN_J45 | 04/26/2013 |
| 45 | Load Side Voltage and Current Sensing | CLEAN_J45 | 04/26/2013 |
| 46 | Debug Sensors | CLEAN_J45 | 04/26/2013 |

| Page | Contents | Sync | Date |
|------|---------------------------------|-----------|------------|
| 47 | Thermal Sensors | CLEAN_J45 | 04/26/2013 |
| 48 | Fan Connectors | CLEAN_J45 | 06/23/2013 |
| 49 | SPI ROM / LPC+SPI Conn. | CLEAN_J45 | 04/26/2013 |
| 50 | AUDIO:CODEC, ANALOG | CLEAN_J45 | 04/26/2013 |
| 51 | AUDIO:CODEC, DIGITAL | CLEAN_J45 | 04/26/2013 |
| 52 | AUDIO: SPEAKER AMP | CLEAN_J45 | 04/26/2013 |
| 53 | AUDIO: JACK | CLEAN_J45 | 04/26/2013 |
| 54 | AUDIO: JACK TRANSLATORS | CLEAN_J45 | 04/26/2013 |
| 55 | DC-In & Battery Connectors | CLEAN_J45 | 04/26/2013 |
| 56 | PBus Supply & Battery Charger | CLEAN_J45 | 04/26/2013 |
| 57 | CPU VR12.5 VCC Regulator IC | CLEAN_J45 | 04/26/2013 |
| 58 | CPU VR12.5 VCC Power Stage | CLEAN_J45 | 04/26/2013 |
| 59 | 1.35V DDR3L SUPPLY | CLEAN_J45 | 04/26/2013 |
| 60 | 5V / 3.3V Power Supply | CLEAN_J45 | 04/26/2013 |
| 61 | 1V05V POWER SUPPLY | CLEAN_J45 | 04/26/2013 |
| 62 | LCD/KBD Backlight Driver | CLEAN_J45 | 04/26/2013 |
| 63 | Misc Power Supplies | CLEAN_J45 | 04/26/2013 |
| 64 | Power FETs | CLEAN_J45 | 04/26/2013 |
| 65 | Power Control 1/ENABLE | CLEAN_J45 | 06/23/2013 |
| 66 | Power Sequencing EG/PCH S0 | D2_KEPLER | 01/13/2012 |
| 67 | eDP Display Connector | CLEAN_J45 | 04/26/2013 |
| 68 | KEPLER PCI-E | D2_MLB | 07/31/2012 |
| 69 | KEPLER CORE/FB POWER | D2_MLB | 07/31/2012 |
| 70 | KEPLER FRAME BUFFER I/F | D2_MLB | 07/31/2012 |
| 71 | 1V05 GPU / 1V35 FB POWER SUPPLY | D2_MLB | 07/31/2012 |
| 72 | GDDR5 Frame Buffer A | D2_MLB | 07/31/2012 |
| 73 | GDDR5 Frame Buffer B | D2_MLB | 07/31/2012 |
| 74 | KEPLER EDP/DP/GPIO | D2_MLB | 07/31/2012 |
| 75 | KEPLER GPIOs,CLK & STRAPS | D2_MLB | 07/31/2012 |
| 76 | KEPLER PEX PWR/GNDS | D2_MLB | 07/31/2012 |
| 77 | GFX IMVP VCore Regulator | D2_MLB | 07/31/2012 |
| 78 | RIO Connectors | CLEAN_J45 | 04/26/2013 |
| 79 | eDP Mux | D2_MLB | 07/31/2012 |
| 80 | eDP Muxed Graphics Support | CLEAN_D2 | 08/14/2012 |
| 81 | Power Aliases | CLEAN_J45 | 04/26/2013 |
| 82 | Signal Aliases | CLEAN_J45 | 04/26/2013 |
| 83 | Functional Test Points | CLEAN_J45 | 04/26/2013 |
| 84 | NC & No Test | CLEAN_J45 | 04/26/2013 |
| 85 | PCB Rule Definitions | CLEAN_J45 | 04/26/2013 |
| 86 | CPU Constraints | CLEAN_J45 | 04/26/2013 |
| 87 | PCH Constraints 1 | CLEAN_J45 | 04/26/2013 |
| 88 | PCH Constraints 2 | CLEAN_J45 | 04/26/2013 |
| 89 | Memory Constraints | CLEAN_J45 | 04/26/2013 |
| 90 | Thunderbolt Constraints | CLEAN_J45 | 04/26/2013 |
| 91 | Camera Constraints | CLEAN_J45 | 04/26/2013 |
| 92 | SMC Constraints | CLEAN_J45 | 04/26/2013 |
| 93 | Project Specific Constraints | CLEAN_J45 | 04/26/2013 |
| 94 | GPU (Kepler) Constraints | SIDL_J15 | 09/02/2012 |

Schematic / PCB #'s

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------|---------------|----------|------------|
| 051-0675 | 1 | SCHEM, MLB_KEPLER, J45G | SCH | CRITICAL | |
| 820-3787 | 1 | PCBP, MLB_KEPLER, J45G | PCB | CRITICAL | |

DRAWING
 TITLE=MLB
 ABBREV=ABBREV
 LAST_MODIFIED=Thu Aug 22 12:19:14 2013

| | | | |
|---|----------------|--------------------------|--------|
| DRAWING TITLE | | SCHEM, MLB, KEPLER, J45G | |
| Apple Inc. | DRAWING NUMBER | 051-0675 | SIZE D |
| | REVISION | 6.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | BRANCH | dvt | |
| | PAGE | 1 OF 119 | |
| | SHEET | 1 OF 94 | |

BOM Variants

Table with columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Lists various BOM variants for J45G, including options like COMMON PARTS, DEV, CPU_CRW, and different memory configurations.

J45G BOM Groups

Table with columns: BOM GROUP, BOM OPTIONS. Lists BOM groups such as J45G_COMMON, J45G_COMMON1, J45G_COMMON2, J45G_PVT, J45G_PROGPARTS, J45G_DEVEL:ENG, J45G_DEVEL:DVT, GFX_BM, and XDP_DEBUG.

Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists various module parts like CPUs (337S4599, 337S4600), memory modules (333S0667, 333S0624), and GPUs (337S4427).

DRAM SPD Straps

Table with columns: BOM GROUP, BOM OPTIONS. Lists DRAM SPD straps for different memory configurations, such as RAM:2Gb_HYNIX_1600, RAM:4Gb_HYNIX_1600_S, etc.

Development/Base BOM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists development and base BOM items like 685-0177 and 985-0181.

BOM Configuration metadata box containing Apple Inc. logo, drawing number (051-0675), revision (6.0.0), and a notice of proprietary property.

Programmables - All builds

| | | | | | |
|----------|---|---|-------|----------|-----------------|
| 341S3920 | 1 | IC,EEPROM,FALCON RIDGE (V13.1),J44/J45 | U2890 | CRITICAL | TBTROM:PROG |
| 335S0915 | 1 | EEPROM,SPI FLASH ROM,4Mbit,50MHZ,US088 | U2890 | CRITICAL | TBTROM:BLANK |
| 335S0852 | 1 | IC,GPUROM,D2,BLANK | U9101 | CRITICAL | GPUROM:BLANK |
| 341S3565 | 1 | IC,EDP MUX-95C,(RENEASAS) V3.2.8,DVB,D2 | U9600 | CRITICAL | DPMUXMCU:PROG |
| 337S4313 | 1 | IC,MCU,H8S/2113,9X9MM,TLP-145V | U9600 | CRITICAL | DPMUXMCU:BLANK |
| 341S3856 | 1 | IC,TRKPD/KYBD CNTRLR,CU only,V225,J45 | U4801 | CRITICAL | TPAD_PSOC:PROG |
| 337S4587 | 1 | IC,TP PSOC,QFN,BLANK | U4801 | CRITICAL | TPAD_PSOC:BLANK |

SMC

| | | | | | |
|----------|---|---|-------|----------|-----------------|
| 338S1214 | 1 | IC,SMC-A3,40MHZ/50DMIPS,SCPL FW,157BGA | U5000 | CRITICAL | SMC_PROG:BASE |
| 341S3901 | 1 | IC,SMC-B1,SCPL,EXT,V2.16Q13,PROTO4,J45G | U5000 | CRITICAL | SMC_PROG:PROTO4 |
| 341S3741 | 1 | IC,SMC-A3,SCPL,EXT,VX3XX,PVT,J15 | U5000 | CRITICAL | SMC_PROG:PVT |


EFI ROM


| | | | | | |
|----------|---|---|-------|----------|---------------------|
| 335S0807 | 1 | IC,SPI SRL 50MHZ FLASH,64MBIT,8SDP,FUSE,L | U6100 | CRITICAL | BOOTROM_PROG:BLANK |
| 335S0812 | 1 | 64MBIT SPI SRL DUAL I/O FLSH,SOIC8,Z | U6100 | CRITICAL | BOOTROM_PROG:BLANK2 |
| 341S3712 | 1 | IC,EFI ROM(V0008)PROTO 0,J15 | U6100 | CRITICAL | BOOTROM_PROG:PROTO |
| 341S3742 | 1 | IC,EFI ROM(V0013) PROTO 1,J15 | U6100 | CRITICAL | BOOTROM_PROG:PROTO1 |
| 341S3890 | 1 | IC,EFI ROM(V0100) PROTO 3-J45 & EVT-J45 | U6100 | CRITICAL | BOOTROM_PROG:PROTO3 |
| 341S3904 | 1 | IC,EFI ROM(V0106) PROTO 4,J45 | U6100 | CRITICAL | BOOTROM_PROG:PROTO4 |

Alternate Parts



| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|---------------------------------|
| 376S1053 | 376S0604 | | ALL | Diodes alt to Fairchild |
| 128S0311 | 128S0329 | | ALL | NEC alt to Sanyo |
| 138S0739 | 138S0706 | | ALL | Samsung alt to Murata |
| 197S0481 | 197S0480 | | ALL | EPSON Alt to NDK |
| 371S0713 | 371S0558 | | ALL | ODS alt to ST |
| 152S0461 | 152S1645 | | ALL | Cyntec alt to Vishay |
| 376S1080 | 376S0820 | | ALL | Diodes alt to On Semi |
| 155S0667 | 155S0583 | | ALL | Panasonic alt to TDK |
| 376S1032 | 376S0855 | | ALL | Tohiba alt to Diodes |
| 376S1129 | 376S0855 | | ALL | NEP alt to Diodes |
| 376S1089 | 376S1128 | | ALL | NEP alt to Diodes |
| 138S0681 | 138S0638 | | ALL | Taiyo Yuden alt to Samsung |
| 128S0371 | 128S0376 | | ALL | Kemet alt to Sanyo |
| 333S0629 | 333S0703 | | ALL | Spida Alt die |
| 138S0803 | 138S0639 | | ALL | Samsung Alt to Murata |
| 138S0843 | 138S0674 | | ALL | Samsung Alt to Murata |
| 138S0846 | 138S0811 | | ALL | Samsung Alt to Murata |
| 127S0164 | 127S0162 | | ALL | Rohm Alt to Vishay |
| 138S0732 | 138S0715 | | ALL | Rohm Alt to Vishay |
| 128S0364 | 128S0264 | | ALL | Kemet alt to Sanyo |
| 333S0704 | 333S0700 | | ALL | ELPIDA to HY616 0400 |
| 353S3527 | 353S3528 | | ALL | Pericom eDP MIX |
| 353S3526 | 353S3528 | | ALL | TI eDP MIX |
| 197S0466 | 197S0464 | | ALL | EPSON alt to NDK |
| 311S0649 | 311S0541 | | ALL | ON alt to Toshiba (U2030,U7000) |
| 197S0479 | 197S0478 | | ALL | EPSON alt to NDK |

FROM J15

| | | | |
|---|--|----------------------|----------|
| SYNC MASTER=J15 REFERENCE | | SYNC DATE=07/31/2012 | |
| BOM Configuration | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-0675 |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | dvt |
| | | PAGE | 3 OF 119 |
| | | SHEET | 3 OF 94 |




SMT GND TEST POINTS




J45 THERMAL MODULE STANDOFF


GPU BOSS APN 860-4772











APN 860-1327





APN 817-0688




CPU BOSS APN 860-2931




Thermal Module gaskets APN 875-9290



APN 860-1328





APN 817-4517




PD parts

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---|---------------|----------|------------|
| 946-3819 | 1 | D2 MLB DYMAX ADHESIVE SEE-CURE 29993-SC | EDGE_BOND | CRITICAL | |




APN 806-9391



APN 806-6192










APN 806-6194














J45 POGO PINS

APN 870-2451




J45 STANDOFF



APN 860-1448




| | | | |
|---|--|----------------------|----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=05/03/2013 | |
| PD Parts | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | 051-0675 | D |
| | | REVISION | 6.0.0 |
| | | BRANCH | dvt |
| | | PAGE | 4 OF 119 |
| | | SHEET | 4 OF 94 |



| | | | |
|--|--|----------------------|----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| CPU DMI / PEG / FDI / RSVD | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | dvt |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 5 OF 119 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 5 OF 94 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |



CFG [7] :PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER XCRESETB 0 = WAIT FOR BIOS
 CFG [6:5] :PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
 CFG [4] :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
 CFG [3] :PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
 CFG [2] :PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED



| BOM GROUP | BOM OPTIONS |
|---------------|------------------------|
| CPUPEG:X16 | |
| CPUPEG:X8X8 | CPUCFG5_PD |
| CPUPEG:X8X4X4 | CPUCFG6_PD, CPUCFG5_PD |

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

CPU Clock/Misc/JTAG/CFG


Apple Inc.

051-0675

6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

6 OF 94



| | | | |
|---|--|----------------------|----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| CPU Power | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| NOTICE OF PROPRIETARY PROPERTY: | | 051-0675 | D |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | REVISION | 6.0.0 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | BRANCH | dvt |
| II NOT TO REPRODUCE OR COPY IT | | PAGE | 8 OF 119 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | SHEET | 8 OF 94 |
| IV ALL RIGHTS RESERVED | | | |

8

7

2

1

D

D

C


C

B

B

A

A




| | | | |
|---|--|----------------------|----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| CPU Ground | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED | | REVISION | 6.0.0 |
| | | BRANCH | dvt |
| | | PAGE | 9 OF 119 |
| | | SHEET | 9 OF 94 |

CPU VCORE Decoupling

Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge), 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)
Apple Implementation: 9x 210uF 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402


PLACEMENT_NOTE (C1000-C1019):

Place on bottom side of U0500




NO STUFF NO STUFF NO STUFF
PLACEMENT_NOTE (C1020-C1023):

Place near U0500 on bottom side




NO STUFF NO STUFF NO STUFF
PLACEMENT_NOTE (C1024-C1045):

Place near inductors on bottom side.




PLACEMENT_NOTE (C1046-C1067):

Place near inductors on bottom side.



NO STUFF NO STUFF NO STUFF
PLACEMENT_NOTE (C1068-C1076):

Place near inductors on bottom side.




CPU VDDQ Decoupling

Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT_NOTE (C1080-C1089):

Place on bottom side of U0500




PLACEMENT_NOTE (C1090-C1097):

Place near U0500 on bottom side



PLACEMENT_NOTE (C1098-C1099):


Place near U0500 on bottom side



CPU VCCIO Decoupling


Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)
Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)

PLACEMENT_NOTE (C1098-C1099):



NOTE: Intel decoupling recommendations from Shark Bay Mobile Platform Power Delivery Design Guide (doc #487822, Rev 0.8 dated January 2012), Section 5.

| | | | |
|---|--|----------------------|-----------|
| PAGE TITLE | | SYNC DATE=05/02/2013 | |
| CPU Decoupling | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | 051-0675 | D |
| | | REVISION | 6.0.0 |
| | | BRANCH | dvt |
| | | PAGE | 10 OF 119 |
| | | SHEET | 10 OF 94 |



D

D

C


C

B

B

A

A



SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

PAGE TITLE: PCH DMI / FDI / PM / GFX / PCI

Apple Inc.

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: dvt

PAGE: 12 OF 119

SHEET: 12 OF 94

USB3 Port Assignments:

Unused

PCIe/USB3 Port Assignments:

SD Card Reader (& Ethernet if combo)

PCIe Port Assignments:

AirPort


Camera

SSD (Gumstick) Lane 0 (PCIe-only) Or PCIe switch if TBT/SSD

SSD (Gumstick) Lane 1 (PCIe-only) Or PCIe switch if TBT/SSD

SSD (Gumstick) Lane 2 (PCIe-only) Or PCIe switch if TBT/SSD

SSD (Gumstick) Lane 3 (PCIe-only) Or PCIe switch if TBT/SSD



D

C

B

A

D


C

B

A

OMIT_TABLE

U1100 LYNXPPOINT MOBILE FCBGA (9 OF 11)




USB Port Assignments:

- List of USB port assignments including Ext A, C, D, BT, IR, Trackpad, and various reserved ports.



USB3 Port Assignments:

- List of USB3 port assignments including Ext A, B, C, D (SS) and various reserved ports.





OMIT_TABLE

U1100 LYNXPPOINT MOBILE FCBGA (3 OF 11)



Technical drawing metadata including title 'PCH PCI-E/USB', Apple logo, revision '6.0.0', and page '13 OF 119'.

Pull-up/down on chipset support page (depends on TBT controller)
 Redwood Ridge: TBT_CIO_PLUG_EVENT_L, requires pull-up (S0), no isolation necessary.
 Cactus Ridge: TBT_CIO_PLUG_EVENT, requires pull-down & isolation.



| | | | |
|---|--|--------------------------|---------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE: PCH GPIO/MISC/NCTF | | | |
| Apple Inc. | | DRAWING NUMBER: 051-0675 | SIZE: D |
| | | REVISION: 6.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH: dvt | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE: 14 OF 119 | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET: 14 OF 94 | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

D

D

C


C

B


B

A

A



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| PCH Grounds | | | |
| | | DRAWING NUMBER | 051-0675 |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | dvt |
| | | PAGE | 16 OF 119 |
| | | SHEET | 16 OF 94 |



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|------------|
| 113S0022 | 1 | RES, FF, 0 OHM, (0200HM MAX), 2A, 0603 | L1790 | | |

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

PCH DECOUPLING

Apple Inc.

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: dvt

PAGE: 17 OF 119


SHEET: 17 OF 94

Extra BPM Testpoints

- XDP_BPM_L<2> TP1802
- XDP_BPM_L<3> TP1803
- XDP_BPM_L<4> TP1804
- XDP_BPM_L<5> TP1805
- XDP_BPM_L<6> TP1806
- XDP_BPM_L<7> TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.



PCH/XDP Signals


| Signal | Component | Notes | Destination |
|-------------------------------|----------------|---------|-------------|
| XDP_DA0 USB EXTA OC L | R1890 | SHORT 1 | 201 |
| XDP_DA2 SSD PWR EN | R1895 | SHORT 1 | 201 |
| XDP_DA3 CAMERA PWR EN | R1893 | SHORT 1 | 201 |
| XDP_DB0 USB EXTB OC L | R1894 | SHORT 1 | 201 |
| XDP_DB2 SD PWR EN | R1896 | SHORT 1 | 201 |
| XDP_DB3 SDCONN STATE CHANGE L | R1897 | SHORT 1 | 201 |
| XDP_DC0 DP AUXCH ISOL L | R1872 | SHORT 1 | 201 |
| XDP_DC1 SATARDVR EN | MAKE_BASE=TRUE | | 201 |
| XDP_DC2 ODD PWR EN L | MAKE_BASE=TRUE | | 201 |
| XDP_DC3 JTAG ISP TCK | R1875 | SHORT 1 | 201 |
| XDP_DD0 SSD PCIE SEL L | R1876 | SHORT 1 | 201 |
| XDP_DD1 MLB RAMCFG1 | MAKE_BASE=TRUE | | 201 |
| XDP_DD2 ENETSD CLKREQ L | MAKE_BASE=TRUE | | 201 |
| XDP_DD3 AP CLKREQ L | R1879 | SHORT 1 | 201 |

PCH/XDP Signal Isolation Notes:
 'Output' non-XDP signals require pulls.
 'Output' PCH/XDP signals require pulls.
 R187x and R189x should be placed where signal path needs to split between route from PCH to J1850 and path to non-XDP signal destination (to minimize stub).

Unused PCH/XDP Signals

- XDP_DA1 USB EXTC OC L TP1810
- XDP_DB1 USB EXTD OC L TP1811
- XDP_FC0 HDD PWR EN TP1812
- XDP_FC1 GPU GOOD TP1813

CPU JTAG Isolation



SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013


CPU & PCH XDP

Apple Inc.

DRAWING NUMBER: 051-0675
 REVISION: 6.0.0
 BRANCH: dvt
 PAGE: 18 OF 119
 SHEET: 18 OF 94


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PCH PWROK Generation




NOTE: ALL_SYS_PWRGD must remain low until at least 5ms after all rails are valid.

PCH Reset Button




PCH 33MHz Clocks



PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.




System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO_25M_A: SB power rail for XTAL circuit.
VDDIO_25M_B: Camera power rail for XTAL circuit.
VDDIO_25M_C: Thunderbolt power rail for XTAL circuit.
NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.

GreenClk 25MHz Power
SB XTAL Power
Camera XTAL Power
TBT XTAL Power


NOTE: SLG3NB148A provides slow rising edge on 25MHz_B when powered from 1.2V VDDIO. Redwood Ridge also complicates VDD_25M power, forcing at least S4. Both issues to be addressed in upcoming part (SLG3NB148C).



VBAT and +V3.3A are internally ORed to create VDD_RTC_OUT.
+V3.3A should be first available ~3.3V power to reduce VBAT draw.


| | | | |
|---|--|----------------------|-----------|
| PAGE TITLE | | SYNC DATE=04/26/2013 | |
| Chipset Support | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | dvt |
| | | PAGE | 19 OF 119 |
| | | SHEET | 19 OF 94 |

RIO SD Card Reader Support




Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




Flexible I/O Configuration Strap

Must pull signal correctly even if always USB or PCIe




PCH 33MHz Clock for DPMUX




GS3 Connector Support


DEVSLP not supported on LPT-H



LCD HPD Inverter




HDMI HPD pull-down




Redwood Ridge Support

RR output is open-drain, no isolation necessary




Redwood Ridge JTAG Isolation


TBTLC can be on when S0 is off, and vice-versa. Isolation ensures no leakage to RR or PCH. U2060 supports I/O's powered when VCC=0V




Platform Reset Connections



RAM Configuration Straps



GPIO Glitch Prevention




| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN_J45 | | SYNC DATE=04/26/2013 | |
| Project Chipset Support | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | dvt |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 20 OF 119 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 20 OF 94 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

CPUVDDQ_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




MEM S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



| Step | ISOLATE_CPU_MEM_L | PLT_RST_L | PM_SLP_S3_L | PM_SLP_S4_L | CPU_MEM_RESET_L | MEM_RESET_L | MEMVTT_EN | CPUVDDQ_EN |
|------|-------------------|-----------|-------------|-------------|-----------------|-----------------|-----------|------------|
| S0 | 0 | 1 | 1 | 1 | 1 | CPU_MEM_RESET_L | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 2 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 3 | 0 | 0 | 0 | 1 | X | 1 | 0 | 0 |
| 4 | 0 | 0 | 1 | 1 | X | 1 | 0 | 1 |
| 5 | 0 | 1 | 1 | 1 | 0 (*) | 1 | 1 | 1 |
| 6 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| S0 | 1 | 1 | 1 | 1 | 1 | CPU_MEM_RESET_L | 1 | 1 |

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC_MASTER=CLEAN_J45 SYNC_DATE=04/26/2013

CPU Memory S3 Support

Apple Inc. DRAWING NUMBER: 051-0675 SIZE: D




REVISION: 6.0.0

BRANCH: dvt

PAGE: 21 OF 119

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SHEET: 21 OF 94



SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013


DDR3 SDRAM Bank A (1 OF 2)

Apple Inc.

DRAWING NUMBER: 051-0675
 REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2. NOT TO REPRODUCE OR COPY IT
 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED

BRANCH: dvt
 PAGE: 23 OF 119
 SHEET: 23 OF 94



SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

DDR3 SDRAM Bank A (2 OF 2)

Apple Inc.

DRAWING NUMBER: 051-0675


REVISION: 6.0.0

BRANCH: dvt


PAGE: 24 OF 119

SHEET: 24 OF 94

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THIS POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)



SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

DDR3 SDRAM Bank B (1 OF 2)

Apple Inc.

DRAWING NUMBER: 051-0675


REVISION: 6.0.0

BRANCH: dvt


PAGE: 25 OF 119

SHEET: 25 OF 94

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)



SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

DDR3 SDRAM Bank B (2 OF 2)

Apple Inc.

DRAWING NUMBER: 051-0675

REVISION: 6.0.0

BRANCH: dvt


PAGE: 26 OF 119

SHEET: 26 OF 94

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THIS PROPRIETOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

CRITICAL OMIT_TABLE

Table listing pin connections for U2800 REDWOOD-RIDGE, including PCIE TBT R2D C P<0> through C P<3> and N<0> through N<3>.



SNK0 AC Coupling

Table listing pin connections for SNK0 AC Coupling, including DP TBT SNK0 ML C P<0> through C P<3> and N<0> through N<3>.

SNK1 AC Coupling

Table listing pin connections for SNK1 AC Coupling, including DP TBT SNK1 ML C P<0> through C P<3> and N<0> through N<3>.

DISPLAY PORT

Table listing pin connections for the DISPLAY PORT, including DP TBT SNK0 ML P<0> through C P<3> and N<0> through N<3>.

PORTS

Table listing pin connections for various ports like TBT A R2D, TBT B R2D, TBT A D2R, TBT B D2R, TBT A LSTX, TBT B LSTX, TBT A HV EN, TBT B HV EN, TBT A CIO SEL, TBT B CIO SEL, TBT A DP PWRDN, TBT B DP PWRDN.

Security strap setting is XORed with bit in the flash, so the active-level depends on the code in the flash. If strap != bit then security is enabled?


Divides 3.3V to 1.8V

- NOTE: The following pins require testpoints:
0 - GPIO_13
1 - GPIO_1
2 - GPIO_2
3 - GPIO_3
4 - GPIO_5
5 - PCIE_RST_1_N
6 - PCIE_RST_2_N
7 - PCIE_RST_3_N
8 - GPIO_15
9 - GPIO_11
10 - GPIO_14
11 - GPIO_0
12 - GPIO_12
13 - GPIO_10
14 - PB_LSTX
15 - PB_LSRX

Technical drawing header for 'Thunderbolt Host (1 of 2)' by Apple Inc. Includes drawing number 051-0675, revision 6.0.0, and page information (28 OF 119).

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|------------|
| 118S0145 | 2 | RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF | R3210,R3213 | | TBTHV:P12V |
| 118S0145 | 2 | RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF | R3211,R3214 | | TBTHV:P12V |

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)

Thunderbolt Connector A



SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

Thunderbolt Connector A

Apple Inc.

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0

BRANCH: dvt


PAGE: 32 OF 119

SHEET: 31 OF 94

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|------------|
| 118S0145 | 2 | RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF | R3310,R3313 | | TBTHV:P12V |
| 118S0145 | 2 | RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF | R3311,R3314 | | TBTHV:P12V |

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



Thunderbolt Connector B



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

Thunderbolt Connector B

Apple Inc.

DRAWING NUMBER: 051-0675
REVISION: 6.0.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH: dvt
PAGE: 33 OF 119
SHEET: 32 OF 94

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-----------------|-------------------------|----------|------------|
| 117S0201 | 4 | RES, 00HM, 0201 | L3570,L3571,L3573,L3574 | | |

3.3V WLAN Switch


| Part | TPS22924C |
|--------|---------------|
| Type | Load Switch |
| R(on) | 18.5 mOhm Typ |
| @ 2.5V | 25.8 mOhm Max |




| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE | | | |
| X29C CONNECTOR | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | 6.0.0 |
| | | BRANCH | dvt |
| | | PAGE | 35 OF 119 |
| | | SHEET | 33 OF 94 |

D
C
B
A

D
C
B
A



| | | | |
|---|--|----------------------|--|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE SSD Connector | | | |
| DRAWING NUMBER 051-0675 | | SIZE D | |
| REVISION 6.0.0 | | BRANCH dvt | |
| PAGE 37 OF 119 | | SHEET 34 OF 94 | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |



Camera 1 of 2

Apple Inc.



051-0675

6.0.0

39 OF 119

35 OF 94

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED





remove DRAM SPD Straps

DRAM CFG Chart

| VENDOR | CFG 1 | CFG 0 |
|---------|-------|-------|
| HYNIX | 0 | 0 |
| SAMSUNG | 1 | 0 |
| MICRON | 0 | 1 |
| ELPIDA | 1 | 1 |

| DIE REV | CFG 2 |
|---------|-------|
| A | 0 |
| B | 1 |



Camera 2 of 2

Apple Inc.

051-0675

6.0.0


dvt

40 OF 119


36 OF 94

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


USB Port Power Switch



Left USB Port A




USB/SMC Debug Mux




| | | | |
|---|--|----------------------------|-------------------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE USB 3.0 CONNECTORS | | | |
| Apple Inc. | | DRAWING NUMBER 051-0675 | SIZE D |
| | | REVISION 6.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH dvt | PAGE 46 OF 119 |
| | | SHEET 37 OF 94 | |


IPD Flex Connector



SMC Manual Reset & Isolation




Keyboard Connector




PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



TPAD Buttons Disable



| IC | PIN | NAME | CURRENT | R_SNS | V_SNS | POWER |
|---------|------|------|------------|-----------|----------|------------|
| TMP102 | V+ | | 100A | 2.55 KOHM | 0.255 V | 0.255E-6 W |
| | | | 800A | | 0.204 V | 16.32E-6 W |
| | | | 60MA (MAX) | 10 OHM | 0.6 V | 36E-3 W |
| 3V3 LDO | VDD | | 60MA (MAX) | 0.2 OHM | 0.012 V | 0.72E-3 W |
| | VOUT | | 8MA (TYP) | 1.5 OHM | 0.012 V | 96E-6 W |
| PSOC | VDD | | 14MA (MAX) | | 0.021 V | 294E-6 W |
| | VIN | | 4MA (MAX) | 4.7 OHM | 0.0188 V | 75.2E-6 W |

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013
PAGE TITLE

KEYBOARD/TRACKPAD (1 OF 2)


Apple Inc.

DRAWING NUMBER: 051-0675
REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



BRANCH: dvt
PAGE: 48 OF 119
SHEET: 38 OF 94

Keyboard Backlight Connector



| | | | |
|--|----------------|----------------------|-----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE KEYBOARD/TRACKPAD (2 OF 2) | | | |
| Apple Inc. | DRAWING NUMBER | 051-0675 | SIZE D |
| | REVISION | 6.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | BRANCH | dvt | |
| | PAGE | 49 | OF 119 |
| | SHEET | 39 | OF 94 |
| | | | |


NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

Table with drawing information: SMC, Apple Inc., Drawing Number 051-0675, Revision 6.0.0, Page 50 of 119, Sheet 40 of 94.


SMC Reset "Button", Supervisor & AVREF Supply





Debug Power "Buttons"



SMC Crystal Circuit



SMC12 PECEI SUPPORT



| Pin | Signal | Component | Value | Notes |
|-------------|---------------------------|-----------|-------|-----------------|
| 81 75 41 40 | PP3V3 S5 SMC | | | |
| 42 40 | SMC PME S4 DARK L | R5169 | 100K | 5% 1/20W MF 201 |
| 83 41 40 38 | SMC_ONOFF_L | R5170 | 10K | 5% 1/20W MF 201 |
| 40 | G3 POWERON L | R5172 | 10K | 5% 1/20W MF 201 |
| 83 42 40 38 | SMC_LID | R5171 | 100K | 5% 1/20W MF 201 |
| 83 49 40 | SMC_TX_L | R5173 | 10K | 5% 1/20W MF 201 |
| 83 49 40 | SMC_RX_L | R5174 | 100K | 5% 1/20W MF 201 |
| 87 40 37 | SMC_DEBUGPRT_TX_L | R5175 | 20K | 5% 1/20W MF 201 |
| 83 40 37 | SMC_DEBUGPRT_RX_L | R5176 | 20K | 5% 1/20W MF 201 |
| 83 49 40 | SMC_TMS | R5177 | 10K | 5% 1/20W MF 201 |
| 83 49 40 | SMC_TDO | R5178 | 10K | 5% 1/20W MF 201 |
| 83 49 40 | SMC_TDI | R5179 | 10K | 5% 1/20W MF 201 |
| 83 49 40 | SMC_TCK | R5180 | 10K | 5% 1/20W MF 201 |
| 40 | SMC_BIL_BUTTON_L | R5181 | 10K | 5% 1/20W MF 201 |
| 55 42 40 | SMC_BC_ACOK | R5187 | 470K | 5% 1/20W MF 201 |
| 40 | SMC_S5_PWRGD_VIN | R5192 | 100K | 5% 1/20W MF 201 |
| 40 | SMC_INT_L | R5193 | 10K | 5% 1/20W MF 201 |
| 41 40 | CPU_THRMTRIP_3V3 | R5194 | 100K | 5% 1/20W MF 201 |
| 40 19 | SPI_DESCRIPTOR_OVERRIDE_L | R5195 | 10K | 5% 1/20W MF 201 |
| 83 49 | SMC_ROMBOOT | R5188 | 1K | 5% 1/20W MF 201 |
| 41 40 | SMC_THRMTRIP | R5186 | 10K | 5% 1/20W MF 201 |
| 40 30 29 19 | SMC_DELAYED_PWRGD | R5191 | 100K | 5% 1/20W MF 201 |
| 65 40 | SMC_PM_G2_EN | R5198 | 100K | 5% 1/20W MF 201 |
| 40 13 | SMC_ADAPTER_EN | R5185 | 10K | 5% 1/20W MF 201 |
| 65 40 | SMC_S4_WAKESRC_EN | R5190 | 100K | 5% 1/20W MF 201 |
| 83 40 33 | WIFI_EVENT_L | R5189 | 10K | 5% 1/20W MF 201 |

SYNC MASTER=CLEAN_J45 SYNC DATE=04/26/2013

SMC Shared Support

Apple Inc.

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0

BRANCH: dvt


PAGE: 51 OF 119

SHEET: 41 OF 94

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


| | | | | | | | |
|----|----------------------|-----------------------------|----------|----|------------------|-----------------------------|--|
| 56 | =CHGR_ACOK | == SMC_BC_ACOK | 40 41 55 | 40 | _ENET_ASF_GPIO | == NC_ENET_ASF_GPIO | |
| | | MAKE_BASE=TRUE | | | | MAKE_BASE=TRUE NO_TEST=TRUE | |
| 40 | HISIDE_ISENSE_OC | == NC_HISIDE_ISENSE_OC | | 40 | _SMC_SYS_LED | == NC_SMC_SYS_LED | |
| | | MAKE_BASE=TRUE NO_TEST=TRUE | | | | MAKE_BASE=TRUE NO_TEST=TRUE | |
| 40 | _SMC_ADC0 | == SMC_CPUPKG_VSENSE | 45 | 40 | _MEM_EVENT_L | == NC_MEM_EVENT_L | |
| | | MAKE_BASE=TRUE | | | | MAKE_BASE=TRUE NO_TEST=TRUE | |
| 40 | _SMC_ADC1 | == SMC_CPUPKG_ISENSE | 45 | 40 | _SMC_ODD_DETECT | == NC_SMC_ODD_DETECT | |
| | | MAKE_BASE=TRUE | | | | MAKE_BASE=TRUE NO_TEST=TRUE | |
| 40 | _SMC_ADC2 | == SMC_GPU_HI_ISENSE | 44 | 40 | _IR_RX_OUT_RC | == NC_IR_RX_OUT_RC | |
| | | MAKE_BASE=TRUE NO_TEST=TRUE | | | | MAKE_BASE=TRUE NO_TEST=TRUE | |
| 40 | _SMC_ADC3 | == SMC_DCIN_VSENSE | 44 | 40 | _SYS_TDM_ONEWIRE | == NC_SYS_TDM_ONEWIRE | |
| | | MAKE_BASE=TRUE | | | | MAKE_BASE=TRUE NO_TEST=TRUE | |
| 40 | _SMC_ADC4 | == SMC_DCIN_ISENSE | 44 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC5 | == SMC_PBUS_VSENSE | 44 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC6 | == SMC_SSD_ISENSE | 45 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC7 | == SMC_CHGR_BMON_ISENSE | 44 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC8 | == SMC_CPU_HI_ISENSE | 44 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC9 | == SMC_OTHER3V3_HI_ISENSE | 44 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC10 | == SMC_PLV35MEM_ISENSE | 45 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC11 | == SMC_CPUDDR_ISENSE | 46 | | | | |
| | | MAKE_BASE=TRUE NO_TEST=TRUE | | | | | |
| 40 | _SMC_ADC12 | == SMC_LCDPANEL_ISENSE | 46 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC13 | == SMC_OTHER5V_HI_ISENSE | 44 | | | | |
| | | MAKE_BASE=TRUE NO_TEST=TRUE | | | | | |
| 40 | _SMC_ADC14 | == SMC_GPUCORE_VSENSE | 45 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC15 | == SMC_GPUCORE_ISENSE | 46 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC16 | == NC_SMC_ADC16 | | | | | |
| | | MAKE_BASE=TRUE NO_TEST=TRUE | | | | | |
| 40 | _SMC_ADC17 | == SMC_LCDBKLT_ISENSE | 46 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC18 | == SMC_GPU_FB_ISENSE | 45 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC19 | == SMC_GPU_FB_ISENSE | 45 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC20 | == SMC_S2_ISENSE | 46 | | | | |
| | | MAKE_BASE=TRUE NO_TEST=TRUE | | | | | |
| 40 | _SMC_ADC21 | == SMC_GPU1V05_ISENSE | 46 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC22 | == SMC_X29_ISENSE | 46 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMC_ADC23 | == SMC_TBT_ISENSE | 45 | | | | |
| | | MAKE_BASE=TRUE | | | | | |
| 40 | _SMBUS_SMC_4_ASF_SCL | == NC_SMBUS_SMC_4_ASF_SCL | | | | | |
| | | MAKE_BASE=TRUE NO_TEST=TRUE | | | | | |
| 40 | _SMBUS_SMC_4_ASF_SDA | == NC_SMBUS_SMC_4_ASF_SDA | | | | | |
| | | MAKE_BASE=TRUE NO_TEST=TRUE | | | | | |
| 92 | _SMBUS_SMC_3_SCL | == NC_SMBUS_SMC_3_SCL | | | | | |
| | | MAKE_BASE=TRUE NO_TEST=TRUE | | | | | |
| 92 | _SMBUS_SMC_3_SDA | == NC_SMBUS_SMC_3_SDA | | | | | |
| | | MAKE_BASE=TRUE NO_TEST=TRUE | | | | | |
| 40 | _BDV_BKL_PWM | == NC_BDV_BKL_PWM | | | | | |
| | | MAKE_BASE=TRUE NO_TEST=TRUE | | | | | |
| 40 | _SMC_PME_S4_DARK_L | == SMC_PME_S4CONN_L | 20 | | | | |
| | MAKE_BASE=TRUE | | | | | | |
| | | ==TBT_WAKE_L | 28 | | | | |

Spare S4 IRQ





Hall Effect pads

APN: 998-3029
OMIT_TABLE
J5250
HALL-SENSOR-MLB-PADS-K99



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------|---------------|----------|------------|
| 607-6811 | 1 | SUBASSY,PCBA HALL EFFECT,K99 | J5250 | CRITICAL | |



| | | |
|---|----------------|-----------|
| SMC Project Support | | |
| Apple Inc. | DRAWING NUMBER | 051-0675 |
| | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | dvt |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE |
| II NOT TO REPRODUCE OR COPY IT | | 52 OF 119 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | SHEET |
| IV ALL RIGHTS RESERVED | | 42 OF 94 |


8

7


2

1

PCH SMBus "0" Connections




SMC "0" SMBus Connections




Need to check with SMC team


SMC "5" SMBUS CONNECTIONS




SMC "4" SMBUS CONNECTIONS




SMC "2" SMBUS CONNECTIONS




SMC "3" SMBUS CONNECTIONS




SMC "1" SMBUS CONNECTIONS




PCH "SMLink 0" Connections



PCH "SMLink 1" Connections




LED BACKLIGHT SMBUS CONNECTION




| | | | |
|---|--|----------------------|--------|
| PAGE TITLE | | SYNC DATE=04/26/2013 | |
| SYNC MASTER=CLEAN J45 | | DRAWING NUMBER | |
| SMBus Connections | | 051-0675 | SIZE D |
| Apple Inc. | | REVISION | |
| | | 6.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | dvt | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | |
| II NOT TO REPRODUCE OR COPY IT | | 53 OF 119 | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | SHEET | |
| IV ALL RIGHTS RESERVED | | 43 OF 94 | |


DC-In Voltage Sense Enable & Filter




PBUS Voltage Sense Enable & Filter




COMPUTING High Side Current Sense / Filter




GRAPHICS High Side Current Sense / Filter




OTHERS (5V) High Side Current Sense / Filter




OTHERS (3.3V) High Side Current Sense / Filter




CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER



DC-IN (AMON) Current Sense Filter



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE | | | |
| High Side Voltage and Current Sensing | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | dvt |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 54 OF 119 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 44 OF 94 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |






| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------------|---------------|----------|------------------|
| 117S0201 | 1 | RES,MTL FILM,0,5,1/20W,0201,SMD,LF | R5506 | | SENSOR_NONPROD:N |

removed LCD BKLT Voltage Sensing





SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013
PAGE TITLE: Load Side Voltage and Current Sensing

Apple Inc.
DRAWING NUMBER: 051-0675
REVISION: 6.0.0
BRANCH: dvt
PAGE: 55 OF 119
SHEET: 45 OF 94

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------------------------|---------------|----------|------------------|
| 117S0008 | 7 | RES,MTL FILM,100K,5.1/20W,0201,SMD,LF | | | SENSOR_NONPROD:N |



SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

PAGE TITLE: Debug Sensors

Apple Inc.

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0


BRANCH: dvt

PAGE: 56 OF 119


SHEET: 46 OF 94

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


GPU PROXIMITY/GPU DIE/LEFT FIN STACK/RIGHT FIN STACK



DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY




X29 PROXIMITY




| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE | | | |
| Thermal Sensors | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | dvt |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 58 OF 119 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 47 OF 94 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |


SPI Bus Series Termination




SMC12 SPI SUPPORT



LPC+SPI Connector




SPI ROM




| | | | |
|---|--|----------------------------|-------------------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE SPI ROM / LPC+SPI Conn. | | | |
| Apple Inc. | | DRAWING NUMBER 051-0675 | SIZE D |
| | | REVISION 6.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH dvt | PAGE 61 OF 119 |
| | | SHEET 49 OF 94 | |

AUDIO CODEC, ANALOG BLOCKS
APPLE P/N 353S4080



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456



PLACE XW6201 NEAR 5V SOURCE



PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5





| | | | |
|---|--|------------------------|----------|
| PAGE TITLE | | SYNC DATE=04/26/2013 | |
| AUDIO:CODEC, ANALOG | | DRAWING NUMBER | SIZE |
| Apple Inc. | | 051-0675 | D |
| NOTICE OF PROPRIETARY PROPERTY: | | REVISION | BRANCH |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | 6.0.0 | dvt |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | SHEET |
| II NOT TO REPRODUCE OR COPY IT | | 62 OF 119 | 50 OF 94 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | IV ALL RIGHTS RESERVED | |

AUDIO CODEC, DIGITAL BLOCKS
APPLE P/N 353S4080






| | | | |
|---|--|----------------------|--|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE AUDIO:CODEC, DIGITAL | | | |
| DRAWING NUMBER 051-0675 | | SIZE D | |
| REVISION 6.0.0 | | BRANCH dvt | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | PAGE 63 OF 119 | |
| | | SHEET 51 OF 94 | |

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
 APN: 353S2888 & 353S2958
 GAIN = +3 DB
 1ST ORDER FC (L&R) = NOM 569 HZ
 1ST ORDER FC (SUB) = NOM 9 HZ



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN_J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE | | | |
| AUDIO: SPEAKER AMP | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | dvt |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 64 OF 119 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 52 OF 94 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |



| | | | |
|--|--|----------------------|--|
| SYNC MASTER=CLEAN_J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE | | | |
| AUDIO: JACK | | | |
| DRAWING NUMBER | | SIZE | |
| 051-0675 | | D | |
| REVISION | | BRANCH | |
| 6.0.0 | | dvt | |
| NOTICE OF PROPRIETARY PROPERTY: | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |
| PAGE | | SHEET | |
| 65 OF 119 | | 53 OF 94 | |

CODEC OUTPUT SIGNAL PATHS

| FUNCTION | VOLUME | CONVERTER | PIN COMPLEX | MUTE CONTROL |
|-----------|----------|-----------|-------------|--------------|
| HP/HS OUT | 0X02 (2) | 0X02 (2) | 0X10 (16) | N/A |
| TWEETERS | 0X03 (3) | 0X03 (3) | 0X12 (18) | CODEC GPIO0 |
| SUB | 0X04 (4) | 0X04 (4) | 0X13 (19) | CODEC GPIO0 |
| SPDIF OUT | N/A | 0X0E (14) | 0X21 (33) | N/A |

CODEC INPUT SIGNAL PATHS

| FUNCTION | CONVERTER | PIN COMPLEX | VREF |
|-------------|-----------|-------------|------|
| DMIC 1 | 0X09 (9) | 0X1C (28) | 3.3V |
| DMIC 2 | 0X09 (9) | 0X1C (28) | 3.3V |
| HEADSET MIC | 0X07 (7) | 0X18 (24) | 2.7V |

OTHER CODEC GPIO LINES

| LEFT SPEAKER ID | GPI02 | INPUT | HIGH = FG, LOW = MERRY |
|------------------|-------|--------|------------------------|
| RIGHT SPEAKER ID | GPI03 | INPUT | HIGH = FG, LOW = MERRY |
| DFET CONTROL | GPI04 | OUTPUT | HIGH = DFETs OPEN |

2-MIC CONNECTOR
APN: 518S0769

SPEAKER CONNECTOR
HP=80HZ
APN: 518S0672



CRITICAL
J6602
78171-6006
M-RT-SM

CRITICAL
J6603
78171-6006
M-RT-SM

J6601
FF14A-5C-R11DL-B-3H
F-RT-SM


APN: 514-0875

J6600
AUDIO-SPDIF-J44
F-RT-TH



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| AUDIO: JACK TRANSLATORS | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | dvt |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 66 OF 119 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 54 OF 94 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

MagSafe DC Power Jack



1-Wire OverVoltage Protection

The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.

Input impedance of 22.1K meets sparkiterture requirements for D2 design only

When input voltage is 2V the FET will be off blocking the leakage path and 22.1K can be properly detected.

When input voltage is at 16V+, FET will conduct and power charger and 3.42V reg


APN: 353S3733
3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator


Vout = 3.425V
300MA MAX OUTPUT
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

BATTERY CONNECTOR




| | | | |
|---|--|------------------------|-----------|
| PAGE TITLE | | SYNC DATE=04/26/2013 | |
| DC-In & Battery Connectors | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| NOTICE OF PROPRIETARY PROPERTY: | | REVISION | 6.0.0 |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | BRANCH | dvt |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 70 OF 119 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 55 OF 94 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | IV ALL RIGHTS RESERVED | |




| | | | |
|---|--|----------------------------|-------------------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE PBus Supply & Battery Charger | | | |
| Apple Inc. | | DRAWING NUMBER 051-0675 | SIZE D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION 6.0.0 | BRANCH dvt |
| | | PAGE 71 OF 119 | SHEET 56 OF 94 |

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---|---------------|----------|------------|
| 353S4170 | 1 | IC, ISL95826R6200, PWM, PGOOD, SCREEN, 32P, QFN | U7200 | CRITICAL | |




| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| CPU VR12.5 VCC Regulator IC | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | dvt |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 72 OF 119 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 57 OF 94 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |




$V_{out} = 1.85V$ max
 95A max output
 $f = 450$ kHz

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| CPU VR12.5 VCC Power Stage | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | dvt |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 73 OF 119 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 58 OF 94 |
| III NOT TO REPRODUCE OR COPY IT | | | |
| IV NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| V ALL RIGHTS RESERVED | | | |

DDR3L (1V35 S3) REGULATOR



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE | | | |
| 1.35V DDR3L SUPPLY | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | 051-0675 | D |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | dvt |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 74 OF 119 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 59 OF 94 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |




| | | | |
|--|--|----------------------|-----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| 5V / 3.3V Power Supply | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | dvt |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 75 OF 119 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 60 OF 94 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

Page Notes

Power aliases required by this page:
 - =PPVIN_S0_LCDBKLT (9-12.6V LCD Backlight Input)
 - =PP5V_S0_BKLTCTRL (5V Backlight Driver Input)
 - =PP5V_S0_KBDLED (5V Keyboard Backlight Input)


BOM options provided by this page:
 BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
 BKLT:PROD - Stuffs 0 ohm series R for production

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------------|------------------|----------|------------|
| 116S0004 | 8 | RES,MTL FILM,0 OHM,1A MAX,0402,SMD | PP5V_S0_BKLTCTRL | | BKLT:PROD |




| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| LCD/KBD Backlight Driver | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | 6.0.0 |
| | | PAGE | 77 OF 119 |
| | | SHEET | 62 OF 94 |

1.5V S0 Regulator




1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS.
Pull-ups (3) must be 51 ohms to support XDP (not required in production).
70mA is required to support pull-ups. Alternative is strong voltage
dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.



| | | | |
|---|--|----------------------|--|
| SYNC MASTER=CLEAN_J45 | | SYNC DATE=04/26/2013 | |
| PAGE TITLE Misc Power Supplies | | | |
| DRAWING NUMBER 051-0675 | | SIZE D | |
| REVISION 6.0.0 | | BRANCH dvt | |
| PAGE 78 OF 119 | | SHEET 63 OF 94 | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |



3.3V S4 FET

| | |
|---------|---------------|
| MOSFET | SiA427 |
| CHANNEL | P-TYPE 8V/5V |
| RDS(ON) | 26 mOhm @1.8V |
| LOADING | 1.3 A (EDP) |

3.3V S3 FET

| | |
|---------|---------------|
| MOSFET | SiA427 |
| CHANNEL | P-TYPE 8V/5V |
| RDS(ON) | 26 mOhm @1.8V |
| LOADING | 1.1 A (EDP) |

5V S3 FET

| | |
|---------|---------------|
| MOSFET | SiA427 |
| CHANNEL | P-TYPE 8V/5V |
| RDS(ON) | 26 mOhm @1.8V |
| LOADING | 0.3 A (EDP) |

1.35V S3/S0 FET

| | |
|---------|---------------------------|
| MOSFET | Integ. MOSFET SLG5AP1438V |
| CHANNEL | N-TYPE |
| RDS(ON) | 9.6 mOhm |
| LOADING | 4.8 A (EDP) |

3.3V S0 GPU MISC FET

| | |
|---------|---------------|
| MOSFET | SiA427 |
| CHANNEL | P-TYPE 8V/5V |
| RDS(ON) | 26 mOhm @1.8V |
| LOADING | 0.11A (EDP) |

3.3V S0 GPU FET

| | |
|---------|---------------|
| MOSFET | SiA427 |
| CHANNEL | P-TYPE 8V/5V |
| RDS(ON) | 26 mOhm @1.8V |
| LOADING | 0.6A (EDP) |

3.3V S0 SSD FET

| | |
|---------|----------------|
| MOSFET | Si7615DN |
| CHANNEL | P-TYPE 20V/12V |
| RDS(ON) | 5.5 mOhm @4.5V |
| LOADING | 5 A (EDP) |

5.0V S0 FET

| | |
|---------|----------------|
| MOSFET | Si7615DN |
| CHANNEL | P-TYPE 20V/12V |
| RDS(ON) | 5.5 MOHM @4.5V |
| LOADING | 2.8 A (EDP) |

3.3V S0 GPU FET

| | |
|---------|---------------|
| MOSFET | SiA427 |
| CHANNEL | P-TYPE 8V/5V |
| RDS(ON) | 26 mOhm @1.8V |
| LOADING | 0.6A (EDP) |

3.3V SUS FET

| | |
|---------|---------------|
| MOSFET | SiA427 |
| CHANNEL | P-TYPE 8V/5V |
| RDS(ON) | 26 mOhm @1.8V |
| LOADING | 0.5 A (EDP) |

3.3V S0 SSD FET

| | |
|---------|----------------|
| MOSFET | Si7615DN |
| CHANNEL | P-TYPE 20V/12V |
| RDS(ON) | 5.5 mOhm @4.5V |
| LOADING | 5 A (EDP) |

5.0V S0 FET

| | |
|---------|----------------|
| MOSFET | Si7615DN |
| CHANNEL | P-TYPE 20V/12V |
| RDS(ON) | 5.5 MOHM @4.5V |
| LOADING | 2.8 A (EDP) |

3.3V S0 GPU FET

| | |
|---------|---------------|
| MOSFET | SiA427 |
| CHANNEL | P-TYPE 8V/5V |
| RDS(ON) | 26 mOhm @1.8V |
| LOADING | 0.6A (EDP) |

U8030

| | |
|-------|---------------|
| Part | TPS22924C |
| Type | Load Switch |
| R(on) | 18.5 mOhm Typ |
| | @ 2.5V |
| | 25.8 mOhm Max |

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

























III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

| | | | |
|----------------|-----------|--------|----------|
| DRAWING NUMBER | 051-0675 | SIZE | D |
| REVISION | 6.0.0 | BRANCH | dvt |
| PAGE | 80 OF 119 | SHEET | 64 OF 94 |

Mobile System Power State Table

| State | SMC_ADAPTER_EN | SMC_PM_G2_ENABLE | SMC_S4_WAKESRC_EN | PM_SLP_SUS_L | PM_SLP_S3_L | PM_SLP_S4_L | PM_SLP_S5_L |
|-----------------------|----------------|------------------|-------------------|--------------|-------------|-------------|-------------|
| Run (S0) | X | 1 | 1 | 1 | 1 | 1 | 1 |
| Sleep (S3AC) | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| Sleep (S3) | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| Deep Sleep (dS4C) | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| Deep Sleep (dS4) | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| Deep Sleep (dS5AC) | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| Deep Sleep (dS5) | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| Battery Off (G3HotAC) | toggle 3Hz | 0 | 0 | 0 | 0 | 0 | 0 |
| Battery Off (G3Hot) | 1 | 0 | 0 | 0 | 0 | 0 | 0 |



Power Control 1/ENABLE

Apple Inc.

Apple logo

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SYNC MASTER=CLEAN J45 SYNC DATE=06/23/2013

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0


BRANCH: dvt

PAGE: 81 OF 119

SHEET: 65 OF 94


GPU Rail Sequencing

KEPLER GPU REQUIRES RAILS TO COME UP in the following order:
 1) GPU_3.3V
 2) IFX IOVDD - 1.8V
 3) GPUVCORE
 4) FBVDDQ/GDDR5 1.35V
 5) PERVDD/Q OR IFFY IOVDD - 1.05V




NOTE: 1V8 MAY NOT BE REQUIRED FOR KEPLER IF THERE IS NO LVDS

EXT GPU PWRGD Pullup




NOTE: NO PU ON 3V3 AND 1V8 PGOODS SINCE THEY ARE SYNTHETIC.
 NOTE 2: CHECK IF 1V8 IS READ AS LOGIC HIGH BY GMUX


PEG_R2D_P<0>




PEG_R2D_P<5>



PEG_R2D_P<3>




PEG_R2D_P<7>




PLACE R8210 - R8217 CLOSE TO U8000

PCIE TEST STRUCTURES (FOR LAB USE)


PEG_D2R_P<0>



PEG_D2R_P<4>



PEG_D2R_P<7>



PLACE R8220 - R8227 CLOSE TO U1000

| | | | |
|---|----------------|----------------------|------|
| SYNC MASTER=D2 KEPLER | | SYNC DATE=01/13/2012 | |
| PAGE TITLE: Power Sequencing EG/PCH S0 | | | |
| Apple Inc. | DRAWING NUMBER | 051-0675 | SIZE |
| | REVISION | 6.0.0 | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | BRANCH | dvt | |
| | PAGE | 82 OF 119 | |
| | SHEET | 66 OF 94 | |

Page Notes

Power aliases required by this page:
 --PP3V3_GPU_VDD33


Signal aliases required by this page:
 (NONE)

ROM options provided by this page:
 (NONE)

| | | | | | | | | |
|---|-----|----------------|-------|--------|---|---|--------------|----------|
| 86 82 | MIN | PEG R2D C P<0> | C8420 | 0.22UF | 1 | 2 | PEG R2D P<0> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C N<0> | C8421 | 0.22UF | 1 | 2 | PEG R2D N<0> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C P<1> | C8422 | 0.22UF | 1 | 2 | PEG R2D P<1> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C N<1> | C8423 | 0.22UF | 1 | 2 | PEG R2D N<1> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C P<2> | C8424 | 0.22UF | 1 | 2 | PEG R2D P<2> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C N<2> | C8425 | 0.22UF | 1 | 2 | PEG R2D N<2> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C P<3> | C8426 | 0.22UF | 1 | 2 | PEG R2D P<3> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C N<3> | C8427 | 0.22UF | 1 | 2 | PEG R2D N<3> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C P<4> | C8428 | 0.22UF | 1 | 2 | PEG R2D P<4> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C N<4> | C8429 | 0.22UF | 1 | 2 | PEG R2D N<4> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C P<5> | C8430 | 0.22UF | 1 | 2 | PEG R2D P<5> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C N<5> | C8431 | 0.22UF | 1 | 2 | PEG R2D N<5> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C P<6> | C8432 | 0.22UF | 1 | 2 | PEG R2D P<6> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C N<6> | C8433 | 0.22UF | 1 | 2 | PEG R2D N<6> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C P<7> | C8434 | 0.22UF | 1 | 2 | PEG R2D P<7> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 82 | MIN | PEG R2D C N<7> | C8435 | 0.22UF | 1 | 2 | PEG R2D N<7> | 66 68 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C P<0> | C8455 | 0.22UF | 1 | 2 | PEG D2R P<0> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C N<0> | C8456 | 0.22UF | 1 | 2 | PEG D2R N<0> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C P<1> | C8457 | 0.22UF | 1 | 2 | PEG D2R P<1> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C N<1> | C8458 | 0.22UF | 1 | 2 | PEG D2R N<1> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C P<2> | C8459 | 0.22UF | 1 | 2 | PEG D2R P<2> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C N<2> | C8460 | 0.22UF | 1 | 2 | PEG D2R N<2> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C P<3> | C8461 | 0.22UF | 1 | 2 | PEG D2R P<3> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C N<3> | C8462 | 0.22UF | 1 | 2 | PEG D2R N<3> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C P<4> | C8463 | 0.22UF | 1 | 2 | PEG D2R P<4> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C N<4> | C8464 | 0.22UF | 1 | 2 | PEG D2R N<4> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C P<5> | C8465 | 0.22UF | 1 | 2 | PEG D2R P<5> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C N<5> | C8466 | 0.22UF | 1 | 2 | PEG D2R N<5> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C P<6> | C8467 | 0.22UF | 1 | 2 | PEG D2R P<6> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C N<6> | C8468 | 0.22UF | 1 | 2 | PEG D2R N<6> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C P<7> | C8469 | 0.22UF | 1 | 2 | PEG D2R P<7> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |
| 86 68 | | PEG D2R C N<7> | C8470 | 0.22UF | 1 | 2 | PEG D2R N<7> | 66 82 86 |
| GND_VOID=TRUE 204 6.3V X6S-CERRM 0201 | | | | | | | | |

OMIT_TABLE

U8400 NV-GK107 BGA (1 OF 10)



SYNC MASTER=D2_MLR SYNC DATE=07/31/2012

KEPLER PCI-E

Apple Inc.

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0

BRANCH: dvt

PAGE: 84 OF 119




SHEET: 68 OF 94

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

Power aliases required by this page:
 - =PPVCORE_GPU
 - =PPV35_GPU_FBDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=D2 MLR | | SYNC DATE=07/31/2012 | |
| KEPLER CORE/FB POWER | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | 051-0675 | D |
| | | REVISION | |
| | | 6.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | dvt | |
| | | PAGE | 85 OF 119 |
| | | SHEET | 69 OF 94 |

D

D

C



C

B

B

A















A



| | | | |
|---|--|----------------------|------|
| SYNC MASTER=D2 MLR | | SYNC DATE=07/31/2012 | |
| PAGE TITLE | | | |
| 1V05 GPU / 1V35 FB POWER SUPPLY | | DRAWING NUMBER | SIZE |
| Apple Inc. | | 051-0675 | D |
| NOTICE OF PROPRIETARY PROPERTY: | | REVISION | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | 6.0.0 | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | BRANCH | |
| II NOT TO REPRODUCE OR COPY IT | | dvt | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | PAGE | |
| IV ALL RIGHTS RESERVED | | 87 OF 119 | |
| | | SHEET | |
| | | 71 OF 94 | |

Page Notes














Power aliases required by this page:
Signal aliases required by this page:
BOM options provided by this page:




Apple Inc. GDDR5 Frame Buffer A
DRAWING NUMBER: 051-0675
REVISION: 6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

Page Notes

Power aliases required by this page:
Signal aliases required by this page:
BOM options provided by this page:



Apple logo and text: SYNC MASTER=D2_MLB, SYNC DATE=07/31/2012, GDDR5 Frame Buffer B, Apple Inc., DRAWING NUMBER: 051-0675, REVISION: 6.0.0, NOTICE OF PROPRIETARY PROPERTY, THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE, II NOT TO REPRODUCE OR COPY IT, III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART, IV ALL RIGHTS RESERVED.



Page Notes

Power aliases required by this page:

- PP3V3_GPU_IPFA_IOVDD
- PP3V3_GPU_IPFB_IOVDD
- PP1V05_GPU_IPFCD_IOVDD
- PP1V05_GPU_IPFCD_IOVDD
- PP1V05_GPU_IPFEF_IOVDD
- PP1V05_GPU_IPFEF_IOVDD
- PP1V05_GPU_IPFAB_PLLVDD
- PP1V05_GPU_IPFAB_PLLVDD
- PP1V05_GPU_SP_PLLVDD
- PP1V05_GPU_SP_PLLVDD
- PP1V05_GPU_VID_PLLVDD
- PP1V05_GPU_VID_PLLVDD

Signal aliases required by this page:

(NONE)

ROM options provided by this page:

- J31YES
- D31YES

SYNC MASTER=D2 MLR SYNC DATE=07/31/2012

KEPLER EDP/DP/GPIO

Apple Inc.

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0

BRANCH: dvt

PAGE: 90 OF 119

SHEET: 74 OF 94





THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

8


7

2


1



CONFIG STRAPS - MLPS




Straps for GK107. GF108 support has been removed.





| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION | Die Rev | Strap |
|-------------|-----|--------------------------------------|---------------|----------|-------------------|-------------|-------|
| 118S0230 | 1 | RES, MF, 24.9KOHM, 1.1/20W, 0201, 1% | R9111 | | FB_2G_HYNIX_A_DIE | Hynix | 0x4 |
| 118S0280 | 1 | RES, MF, 30.1KOHM, 1.1/20W, 0201, 1% | R9111 | | FB_2G_ELPIDA | ELPIDA | 0x5 |
| 118S0013 | 1 | RES, 10KOHM, 0201, 1% | R9111 | | FB_2G_HYNIX_29nm | Hynix_29nm | 0x1 |
| 118S0409 | 1 | RES, 4.99 KOHM, 0201, 1% | R9111 | | FB_2G_ELPIDA_29nm | ELPIDA_29nm | 0x0 |
| 118S0105 | 1 | RES, 15.0 KOHM, 0201, 1% | R9111 | | FB_4G_HYNIX | | |
| 118S0013 | 1 | RES, 10KOHM, 0201, 1% | R9104 | | GK107:GX | | |
| 118S0315 | 1 | RES, 34.8KOHM, 0201, 1% | R9115 | | GK107:GX | | |
| 118S0315 | 1 | RES, 34.8KOHM, 0201, 1% | R9105 | | GK107:GT | | |
| 118S0013 | 1 | RES, 10KOHM, 0201, 1% | R9114 | | GK107:GT | | |

STRAP NOTES:
CURRENTLY STUFFED FOR GF108a/GK107-GTX
STUFF R9104 FOR THICK DIE
STUFF R9105 FOR THIN DIE

GPU overtemp masking



GPU XTAL 27 MZH



SYNC MASTER=D2 MLB SYNC DATE=07/31/2012

KEPLER GPIOs, CLK & STRAPS

Apple Inc.

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0

BRANCH: dvt

PAGE: 91 OF 119







NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SHEET: 75 OF 94

Power aliases required by this page:
 --PP3V3_GPU_VDD33
 --PP1V05_GPU_PEX_PLLVDD
 --PP1V05_GPU_PEX_PLLVDD

Signal aliases required by this page:
 (NONE)

Net options provided by this page:
 (NONE)



| | | | |
|--|--|--------------------------|-----------------|
| SYNC MASTER=D2_MLR | | SYNC DATE=07/31/2012 | |
| PAGE TITLE: KEPLER PEX PWR/GNDS | | | |
| Apple Inc. | | DRAWING NUMBER: 051-0675 | SIZE: D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IIII NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION: 6.0.0 | BRANCH: dvt |
| | | PAGE: 92 OF 119 | SHEET: 76 OF 94 |

D

D

C





C

B

B

A


A



| | | | |
|---|--|----------------------|--|
| SYNC MASTER=D2_MLB | | SYNC DATE=07/31/2012 | |
| PAGE TITLE | | | |
| GFX IMVP VCore Regulator | | | |
| DRAWING NUMBER | | SIZE | |
| 051-0675 | | D | |
| REVISION | | PAGE | |
| 6.0.0 | | 93 OF 119 | |
| BRANCH | | SHEET | |
| dvt | | 77 OF 94 | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |

D
C
B
A


D
C
B
A



| | | | |
|---|----------------|----------------------|-----------|
| SYNC MASTER=CLEAN J45 | | SYNC DATE=04/26/2013 | |
| RIO Connectors | | | |
| Apple Inc. | DRAWING NUMBER | 051-0675 | SIZE D |
| | REVISION | 6.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | BRANCH | dvt | |
| | PAGE | 95 OF 119 | |
| | SHEET | 78 OF 94 | |

DP A & DP B AUX MUX

DP A & DP B DDC MUX



MUX TRUTH TABLE

| SAI/SBI | SAO | SBO | INA | INB |
|---------|-----|-----|-------|-------|
| 0 | 0 | 0 | OUTB0 | OUTA0 |
| 0 | 0 | 1 | OUTB1 | OUTA0 |
| 0 | 1 | 0 | OUTB0 | OUTA1 |
| 0 | 1 | 1 | OUTB1 | OUTA1 |
| 1 | 0 | 0 | OUTA0 | OUTB0 |
| 1 | 0 | 1 | OUTA0 | OUTB1 |
| 1 | 1 | 0 | OUTA1 | OUTB0 |
| 1 | 1 | 1 | OUTA1 | OUTB1 |

SYNC MASTER=CLEAN D2 SYNC DATE=08/14/2012

eDP Muxed Graphics Support

Apple Inc.

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0

BRANCH: dvt

PAGE: 97 OF 119

SHEET: 80 OF 94


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

G3H/5V Rails

3.3V Rails

1.5V/1.35V/1.05V/VCORE/BKLT Rails

TBT RAILS



SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

Power Aliases

Apple Inc.

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0

BRANCH: dvt

PAGE: 100 OF 119

SHEET: 81 OF 94

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

Display Aliases

```

12 EDP_IG_PANEL_PWR == IG_LCD_PWR_EN 79
MAKE_BASE=TRUE
12 EDP_IG_BKL_ON == IG_BKLT_EN 79
MAKE_BASE=TRUE

79 DP_INT_IG_ML_P<3..0> == TP_DP_IG_A_MLP<3..0> 5
MAKE_BASE=TRUE
79 DP_INT_IG_ML_N<3..0> == TP_DP_IG_A_MLN<3..0> 5
MAKE_BASE=TRUE
79 DP_INT_IG_AUX_P == TP_DP_IG_A_AUXCHP 5
MAKE_BASE=TRUE
79 DP_INT_IG_AUX_N == TP_DP_IG_A_AUXCHN 5
MAKE_BASE=TRUE

80 DPA_IG_AUX_CH_P == TP_DP_IG_B_AUXCHP 12
MAKE_BASE=TRUE
80 DPA_IG_AUX_CH_N == TP_DP_IG_B_AUXCHN 12
MAKE_BASE=TRUE
80 DPB_IG_AUX_CH_P == TP_DP_IG_C_AUXCHP 12
MAKE_BASE=TRUE
80 DPB_IG_AUX_CH_N == TP_DP_IG_C_AUXCHN 12
MAKE_BASE=TRUE

80 DPA_IG_DDC_CLK == TP_DP_IG_B_DDC_CLK 12
MAKE_BASE=TRUE
80 DPA_IG_DDC_DATA == TP_DP_IG_B_DDC_DATA 12
MAKE_BASE=TRUE
80 DPB_IG_DDC_CLK == TP_DP_IG_C_DDC_CLK 12
MAKE_BASE=TRUE
80 DPB_IG_DDC_DATA == TP_DP_IG_C_DDC_DATA 12
MAKE_BASE=TRUE

79 DP_TBTSNK0_HPD_IG == TP_DP_IG_B_HPD 12
MAKE_BASE=TRUE
79 DP_TBTSNK1_HPD_IG == TP_DP_IG_C_HPD 12
MAKE_BASE=TRUE

79 DPMUX_UC_RX == DPMUX_UC_BOOT_RX 79
MAKE_BASE=TRUE
79 DPMUX_UC_TX == DPMUX_UC_BOOT_TX 79
MAKE_BASE=TRUE

79 EG_RESET_L == GPU_RESET_L 68 75
MAKE_BASE=TRUE
81 PEG_CLKREQ_L == EG_CLKREQ_OUT_L 79
MAKE_BASE=TRUE

11 DP_AUXCH_ISOL_L == DP_AUXIO_EN
MAKE_BASE=TRUE

```

```

CPU signals

21 MEMVTT_EN == DDRVTT_EN 21 59
MAKE_BASE=TRUE

88 66 PEG_D2R_P<7..0> == PEG_D2R_P<7..0> 5
MAKE_BASE=TRUE
88 66 PEG_D2R_N<7..0> == PEG_D2R_N<7..0> 5
MAKE_BASE=TRUE
88 66 PEG_R2D_C_P<7..0> == PEG_R2D_C_P<7..0> 5
MAKE_BASE=TRUE
88 66 PEG_R2D_C_N<7..0> == PEG_R2D_C_N<7..0> 5
MAKE_BASE=TRUE


NC_PCIE_PEG_D2RP<15..12> == PEG_D2R_P<15..12> 5
MAKE_BASE=TRUE NO_TEST=TRUE
NC_PCIE_PEG_D2RN<15..12> == PEG_D2R_N<15..12> 5
MAKE_BASE=TRUE NO_TEST=TRUE
NC_PCIE_PEG_R2D_CP<15..12> == PEG_R2D_C_P<15..12> 5
MAKE_BASE=TRUE NO_TEST=TRUE
NC_PCIE_PEG_R2D_CN<15..12> == PEG_R2D_C_N<15..12> 5
MAKE_BASE=TRUE NO_TEST=TRUE

Thunderbolt Signals Through PEG

88 28 PCIE_TBT_D2R_P<3..0> == PEG_D2R_P<11..8> 5
MAKE_BASE=TRUE
88 28 PCIE_TBT_D2R_N<3..0> == PEG_D2R_N<11..8> 5
MAKE_BASE=TRUE
88 28 PCIE_TBT_R2D_C_P<3..0> == PEG_R2D_C_P<11..8> 5
MAKE_BASE=TRUE
88 28 PCIE_TBT_R2D_C_N<3..0> == PEG_R2D_C_N<11..8> 5
MAKE_BASE=TRUE

88 68 PEG_CLK100M_N == TP_PCIE_CLK100M_GPUN 11
MAKE_BASE=TRUE
88 68 PEG_CLK100M_P == TP_PCIE_CLK100M_GPUP 11
MAKE_BASE=TRUE

```



```


88 24 23 22 PPVREF_S3_MEM_VREFDQ_A == 0.675V TRUE PP0V75_S3_MEM_VREFDQ_A
VOLTAGE MAKE_BASE
88 24 23 22 PPVREF_S3_MEM_VREFDQ_B == 0.675V TRUE PP0V75_S3_MEM_VREFDQ_B
88 24 23 22 PPVREF_S3_MEM_VREFCA_A == 0.675V TRUE PP0V75_S3_MEM_VREFCA_A
88 24 23 22 PPVREF_S3_MEM_VREFCA_B == 0.675V TRUE PP0V75_S3_MEM_VREFCA_B

```

TP_P1V8GPU_EN == P1V8GPU_EN 66

Unused signals

- 12 BT_PWRST_L
- 14 MEM_VDD_SEL_1V5_L
- 14 FW_PWR_EN_PCH
- 14 WOL_EN
- 14 FW_PME_L
- 14 DP_TBTT_SEL
- 11 ENET_MEDIA_SENSE_RDIV
- 12 AUD_IPHS_SWITCH_EN_PCH
- 12 AUD_IP_PERIPHERAL_DET
- 12 AUD_I2C_INT_L
- 14 TBT_GO2SX_BIDIR
- 79 14 DPMUX_UC_IRO
- 62 11 PEG_CLKREQ_L
- 11 ENET_CLKREQ_L
- 12 ENET_LOW_PWR_PCH
- 28 HDMITBTMUX_SEL_TBT
- 12 SDCONN_OC_L



| | | | |
|---|--|----------------------|------|
| SYNC MASTER=CLEAN_J45 | | SYNC DATE=04/26/2013 | |
| Signal Aliases | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | 051-0675 | D |
| | | REVISION | |
| | | 6.0.0 | |
| | | BRANCH | |
| | | dvt | |
| | | PAGE | |
| | | 102 OF 119 | |
| | | SHEET | |
| | | 82 OF 94 | |

Functional Test Points

J3501 - airport

| | | |
|------|------------------------|----------|
| TRUE | AP CLKREQ O L | 33 |
| TRUE | AP RESET CONN L | 33 |
| TRUE | PCIE AP D2R PI N | 33 88 |
| TRUE | PCIE AP D2R PI P | 33 88 |
| TRUE | PCIE AP R2D N | 33 88 |
| TRUE | PCIE AP R2D P | 33 88 |
| TRUE | PCIE CLK100M AP CONN N | 33 88 |
| TRUE | PCIE CLK100M AP CONN P | 33 88 |
| TRUE | PCIE WAKE L | 12 33 88 |
| TRUE | PP3V3 S3RS4 BT F | 33 |
| TRUE | PP3V3 WLAN | 33 41 |
| TRUE | USB BT CONN N | 33 87 |
| TRUE | USB BT CONN P | 33 87 |
| TRUE | WIFI EVENT L | 33 40 41 |
| TRUE | GND | 4X |

J4002 - Camera

| | | |
|------|------------------------|-------|
| TRUE | MIPI CLK CONN N | 36 91 |
| TRUE | MIPI CLK CONN P | 36 91 |
| TRUE | CAM SENSOR WAKE L CONN | 36 |
| TRUE | MIPI DATA CONN N | 36 91 |
| TRUE | MIPI DATA CONN P | 36 91 |
| TRUE | =I2C ALS SDA | 36 43 |
| TRUE | =I2C ALS SCL | 36 43 |
| TRUE | I2C CAM SCK | 35 36 |
| TRUE | I2C CAM SDA | 35 36 |
| TRUE | PP5V S3RS0 ALSCAM F | 36 |
| TRUE | GND | |

J9500 - rio coax

| | | |
|------|----------------|----|
| TRUE | HDMI CLK N | 86 |
| TRUE | HDMI CLK P | 86 |
| TRUE | HDMI DATA N<0> | 86 |
| TRUE | HDMI DATA N<1> | 86 |
| TRUE | HDMI DATA N<2> | 86 |
| TRUE | HDMI DATA P<0> | 86 |
| TRUE | HDMI DATA P<1> | 86 |
| TRUE | HDMI DATA P<2> | 86 |

USB3 SD D2R

| | | |
|------|------------------|----------|
| TRUE | USB3 SD D2R N | 20 78 88 |
| TRUE | USB3 SD D2R P | 20 78 88 |
| TRUE | USB3 SD R2D C N | 20 78 88 |
| TRUE | USB3 SD R2D C P | 20 78 88 |
| TRUE | USB3 EXT B D2R N | 13 78 87 |
| TRUE | USB3 EXT B D2R P | 13 78 87 |
| TRUE | USB3 EXT B R2D N | 78 87 |
| TRUE | USB3 EXT B R2D P | 78 87 |
| TRUE | USB EXT B N | 13 78 87 |
| TRUE | USB EXT B P | 13 78 87 |
| TRUE | GND | 19X |

J9510 - rio flex

| | | |
|------|---------------------------|----------------------|
| TRUE | SD PWR EN | 13 78 88 |
| TRUE | PP1V5R1V35 S0 RIO | 78 |
| TRUE | HDMI DDC CLK | |
| TRUE | HDMI DDC DATA | |
| TRUE | HDMI HPD L | |
| TRUE | SMBUS PCH CLK | 13 43 88 |
| TRUE | SMBUS PCH DATA | 13 43 88 |
| TRUE | PM SLP S3 BUF L | 50 64 65 78 79 |
| TRUE | PM SLP S4 L | 12 21 33 37 40 65 78 |
| TRUE | PP3V3 S3 | 3X 81 83 |
| TRUE | PP3V3 S4 | 81 83 |
| TRUE | PP5V S4 | 5X 81 |
| TRUE | RIO SDCONN STATE CHANGE L | 20 78 |
| TRUE | USB EXT B OC L | 18 78 |
| TRUE | GND | 10X |

J5150 - hall effect

| | | |
|------|------------|-------|
| TRUE | PP3V42 G3H | 81 83 |
| TRUE | SMC LID R | 42 |
| TRUE | GND | |

J6050 - left fan

| | | |
|------|-------------|----------|
| TRUE | FAN LT PWM | 48 |
| TRUE | FAN LT TACH | 48 |
| TRUE | PP5V S0 | 3X 81 83 |
| TRUE | GND | 5X |

J6060 - right fan

| | | |
|------|-------------|----------|
| TRUE | FAN RT PWM | 48 |
| TRUE | FAN RT TACH | 48 |
| TRUE | PP5V S0 | 3X 81 83 |
| TRUE | GND | 5X |

J6100 - lpc + spi

| | | |
|------|--------------------|----------------|
| TRUE | LPCPLUS GPIO | 14 49 |
| TRUE | LPCPLUS RESET L | 20 49 |
| TRUE | LPC AD<0> | 13 40 49 79 88 |
| TRUE | LPC AD<1> | 13 40 49 79 88 |
| TRUE | LPC AD<2> | 13 40 49 79 88 |
| TRUE | LPC AD<3> | 13 40 49 79 88 |
| TRUE | LPC CLK33M LPCPLUS | 19 49 88 |
| TRUE | LPC FRAME L | 13 40 49 79 88 |
| TRUE | LPC PWRDWN L | 12 20 40 49 |
| TRUE | LPC SERIRO | 13 40 49 |
| TRUE | PM CLKRUN L | 12 40 49 |
| TRUE | PP5V S0 | 81 83 |
| TRUE | SMC RESET L | 40 41 49 56 |
| TRUE | SMC ROMBOOT | 41 49 |
| TRUE | SMC RX L | 40 41 49 |
| TRUE | SMC TCK | 40 41 49 |
| TRUE | SMC TDI | 40 41 49 |
| TRUE | SMC TDO | 40 41 49 |
| TRUE | SMC TMS | 40 41 49 |
| TRUE | SMC TX L | 40 41 49 |
| TRUE | SPIROM USE MLB | 14 49 |
| TRUE | SPI ALT CLK | 49 |
| TRUE | SPI ALT CS L | 49 |
| TRUE | SPI ALT MISO | 49 |
| TRUE | SPI ALT MOSI | 49 |
| TRUE | TP SMC MD1 | 49 |
| TRUE | TP SMC TRST L | 49 |
| TRUE | GND | 2X |

J4800 - ipd flex

| | | |
|------|----------------|-------------|
| TRUE | Z2 CS L | 38 |
| TRUE | Z2 MOSI | 38 |
| TRUE | Z2 MISO | 38 |
| TRUE | Z2 SCLK | 38 |
| TRUE | Z2 HOST INTN | 38 |
| TRUE | Z2 CLKIN | 38 |
| TRUE | Z2 KEY ACT L | 38 |
| TRUE | PSOC F CS L | 38 |
| TRUE | PICKB L | 38 |
| TRUE | PSOC MOSI | 38 |
| TRUE | PSOC MISO | 38 |
| TRUE | PSOC SCLK | 38 |
| TRUE | =I2C TPAD SCL | 38 43 |
| TRUE | =I2C TPAD SDA | 38 43 |
| TRUE | SMC LID | 38 40 41 42 |
| TRUE | SMC T101 COM 1 | |
| TRUE | =PP3V3 S4 TPAD | 38 81 |
| TRUE | =PP5V S5 TPAD | 38 81 |
| TRUE | GND | 2X |

J4813 - keyboard

| | | |
|------|--------------------|-------|
| TRUE | PP3V3 S4 | 81 83 |
| TRUE | PP3V42 G3H | 81 83 |
| TRUE | WS CONTROL KBD | 38 |
| TRUE | WS KBD1 | 38 |
| TRUE | WS KBD10 | 38 |
| TRUE | WS KBD11 | 38 |
| TRUE | WS KBD12 | 38 |
| TRUE | WS KBD13 | 38 |
| TRUE | WS KBD14 | 38 |
| TRUE | WS KBD15 CAP | 38 |
| TRUE | WS KBD16 NUM | 38 |
| TRUE | WS KBD17 | 38 |
| TRUE | WS KBD18 | 38 |
| TRUE | WS KBD19 | 38 |
| TRUE | WS KBD2 | 38 |
| TRUE | WS KBD20 | 38 |
| TRUE | WS KBD21 | 38 |
| TRUE | WS KBD22 | 38 |
| TRUE | WS KBD23 | 38 |
| TRUE | WS KBD3 | 38 |
| TRUE | WS KBD4 | 38 |
| TRUE | WS KBD5 | 38 |
| TRUE | WS KBD6 | 38 |
| TRUE | WS KBD7 | 38 |
| TRUE | WS KBD8 | 38 |
| TRUE | WS KBD9 | 38 |
| TRUE | WS KBD ONOFF L | 38 |
| TRUE | WS LEFT OPTION KBD | 38 |
| TRUE | WS LEFT SHIFT KBD | 38 |
| TRUE | GND | 2X |

J4915 - kbd bklt

| | | |
|------|-------------------|----------|
| TRUE | KBDBKLT RETURN1 | 2X 39 42 |
| TRUE | KBDBKLT RETURN2 | 2X 39 42 |
| TRUE | PPVOUT S0 KBDBKLT | 39 42 |
| TRUE | GND | 4X |

J6701 - audio flex

| | | |
|------|--------------------|----------|
| TRUE | AUD_HP_PORT L | 50 54 |
| TRUE | AUD_HP_PORT R | 50 54 |
| TRUE | AUD SPDIF OUT JACK | |
| TRUE | AUD_TIPDET_INV | |
| TRUE | AUD_TIPDET | 50 54 |
| TRUE | AUD_CONN_MIC_XW | 4X |
| TRUE | CH_HS_MIC | |
| TRUE | PP3V3 S0 | 81 83 93 |
| TRUE | AUD_CONN_SLEEVE_XW | 4X 53 54 |
| TRUE | US_HS_MIC | |
| TRUE | GND | 2X GND |

J6601 - mic

| | | |
|------|-----------|----------|
| TRUE | DMIC_CLK3 | 51 54 |
| TRUE | PP3V3 S0 | 81 83 93 |
| TRUE | DMIC_SDA2 | 54 |
| TRUE | DMIC_SDA3 | 51 54 |
| TRUE | GND | |

J6602 - L speaker

| | | |
|------|-------------------|----------|
| TRUE | SPKRCONN L ID | 51 54 |
| TRUE | SPKRCONN L OUT N | 52 54 93 |
| TRUE | SPKRCONN L OUT P | 52 54 93 |
| TRUE | SPKRCONN SL OUT N | 52 54 93 |
| TRUE | SPKRCONN SL OUT P | 52 54 93 |
| TRUE | GND | |

J6603 - R speaker

| | | |
|------|-------------------|----------|
| TRUE | SPKRCONN R ID | 51 54 |
| TRUE | SPKRCONN R OUT N | 52 54 93 |
| TRUE | SPKRCONN R OUT P | 52 54 93 |
| TRUE | SPKRCONN SR OUT N | 52 54 93 |
| TRUE | SPKRCONN SR OUT P | 52 54 93 |
| TRUE | GND | |

J7000 - DC PWR

| | | |
|------|-----------------|-------|
| TRUE | ADAPTER SENSE | 55 |
| TRUE | PP20V DCIN FUSE | 2X 55 |
| TRUE | GND | 2X |

J7050 - battery

| | | |
|------|--------------------|----------|
| TRUE | PPVBAT G3H CONN | 8X 55 56 |
| TRUE | SMBUS_SMC_5_G3_SCL | 40 43 92 |
| TRUE | SMBUS_SMC_5_G3_SDA | 40 43 92 |
| TRUE | SYS_DETECT L | 55 |
| TRUE | GND | 8X |

J8300 - eDP

| | | |
|------|-------------------|----------|
| TRUE | DP_INT_AUX_N | 67 86 94 |
| TRUE | DP_INT_AUX_P | 67 86 94 |
| TRUE | DP_INT_ML_N<0> | 67 86 94 |
| TRUE | DP_INT_ML_N<1> | 67 86 94 |
| TRUE | DP_INT_ML_N<2> | 67 86 94 |
| TRUE | DP_INT_ML_N<3> | 67 86 94 |
| TRUE | DP_INT_ML_P<0> | 67 86 94 |
| TRUE | DP_INT_ML_P<1> | 67 86 94 |
| TRUE | DP_INT_ML_P<2> | 67 86 94 |
| TRUE | DP_INT_ML_P<3> | 67 86 94 |
| TRUE | LCD_FSS | 62 67 79 |
| TRUE | LCD_HPD_CONN | 67 |
| TRUE | LED_RETURN_1 | 62 67 |
| TRUE | LED_RETURN_2 | 62 67 |
| TRUE | LED_RETURN_3 | 62 67 |
| TRUE | LED_RETURN_4 | 62 67 |
| TRUE | LED_RETURN_5 | 62 67 |
| TRUE | LED_RETURN_6 | 62 67 |
| TRUE | PP5VR3V3_SW_LCD | 3X 67 |
| TRUE | PPVOUT_S0_LCDBKLT | 62 67 |
| TRUE | GND | 16X |

Power Rails


| | | |
|------|--------------------|-------------|
| TRUE | PM_SLP_S3_L | 12 21 40 65 |
| TRUE | PPVTT_S0_DDR | 81 |
| TRUE | PP3V3_S0 | 81 83 93 |
| TRUE | PP3V3_S3 | 81 83 |
| TRUE | PP3V3_S5 | 81 83 |
| TRUE | PP3V3_S5_AVREF_SMC | 40 41 |
| TRUE | PP3V42_G3H | 81 83 |
| TRUE | PP5V_S0 | 81 83 |
| TRUE | PP5V_S3 | 81 |
| TRUE | PP5V_S5 | 81 |
| TRUE | PPBUS_G3H | 81 |
| TRUE | PPDCIN_G3H | 81 |
| TRUE | PPVCC_S0_CPU | 81 |
| TRUE | PPVTTDDR_S3 | 81 |
| TRUE | PP3V3_S0SW_SSD | 81 |
| TRUE | PP1V5_S0 | 81 |
| TRUE | PP1V35_S3 | 81 |

XDP

| | | |
|------|----------------|-------------|
| TRUE | XDP_CPU_TCK | 6 18 86 |
| TRUE | XDP_PCH_TCK | 11 18 |
| TRUE | XDP_CPU_TDI | 6 18 86 |
| TRUE | XDP_CPU_TDO | 6 18 86 |
| TRUE | XDP_CPU_TRST_L | 6 18 86 |
| TRUE | XDP_CPU_TMS | 6 18 86 |
| TRUE | XDP_PCH_TMS | 11 18 |
| TRUE | XDP_PCH_TDI | 11 18 |
| TRUE | XDP_PCH_TDO | 11 18 |
| TRUE | XDP_CPU_FREQ_L | 6 18 86 |
| TRUE | XDP_CPU_PRDY_L | 6 18 86 |
| TRUE | PM_RSMRST_L | 12 65 88 |
| TRUE | PM_PCH_PWROK | 12 19 88 |
| TRUE | PM_SYSRST_L | 12 19 40 88 |
| TRUE | CPU_CFG<3> | 6 18 86 |
| TRUE | PP1V05_S0 | 81 |
| TRUE | GND | 2X GND |

Power Sequence

| | | |
|------|------------------|----------------|
| TRUE | SMC_ONOFF_L | 38 40 41 |
| TRUE | PM_DSW_PWRGD | 12 40 88 |
| TRUE | ALL_SYS_PWRGD | 18 19 40 65 |
| TRUE | PM_PCH_SYS_PWROK | 12 18 19 40 88 |
| TRUE | PLT_RESET_L | 12 18 20 21 |
| TRUE | LCD_PWR_EN | 67 79 |
| TRUE | LCD_BKLT_EN | 62 79 |



SYNC_MASTER=CLEAN_J45 SYNC_DATE=04/26/2013

Functional Test Points

Apple Inc.

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0

BRANCH: dvt

PAGE: 104 OF 119

SHEET: 83 OF 94

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

NC NO_TESTS

PCH

| | NO_TEST | MAKE_BASE | |
|----|----------------------|-----------|----------------------|
| 13 | TP_USB3_SPARE_D2RN | TRUE | NC_USB3_SPARE_D2RN |
| 13 | TP_USB3_SPARE_D2RP | TRUE | NC_USB3_SPARE_D2RP |
| 13 | TP_USB3_SPARE_R2D_CN | TRUE | NC_USB3_SPARE_R2D_CN |
| 13 | TP_USB3_SPARE_R2D_CP | TRUE | NC_USB3_SPARE_R2D_CP |
| 13 | USB3_EXTC_D2R_N | TRUE | NC_USB3_EXTC_D2RN |
| 13 | USB3_EXTC_D2R_P | TRUE | NC_USB3_EXTC_D2RP |
| 13 | USB3_EXTC_R2D_C_N | TRUE | NC_USB3_EXTC_R2D_CN |
| 13 | USB3_EXTC_R2D_C_P | TRUE | NC_USB3_EXTC_R2D_CP |
| 13 | USB3_EXTD_D2R_N | TRUE | NC_USB3_EXTD_D2RN |
| 13 | USB3_EXTD_D2R_P | TRUE | NC_USB3_EXTD_D2RP |
| 13 | USB3_EXTD_R2D_C_N | TRUE | NC_USB3_EXTD_R2D_CN |
| 13 | USB3_EXTD_R2D_C_P | TRUE | NC_USB3_EXTD_R2D_CP |

| | | |
|------------------|------|---------------------|
| PCIE_ENET_D2RN | TRUE | NC_PCIE_ENET_D2RN |
| PCIE_ENET_D2RP | TRUE | NC_PCIE_ENET_D2RP |
| PCIE_ENET_R2D_CN | TRUE | NC_PCIE_ENET_R2D_CN |
| PCIE_ENET_R2D_CP | TRUE | NC_PCIE_ENET_R2D_CP |

| | | | |
|----|--------------------|------|--------------------|
| 11 | SATA_A_D2R_N | TRUE | NC_SATA_A_D2RN |
| 11 | SATA_A_D2R_P | TRUE | NC_SATA_A_D2RP |
| 11 | SATA_A_R2D_C_N | TRUE | NC_SATA_A_R2D_CN |
| 11 | SATA_A_R2D_C_P | TRUE | NC_SATA_A_R2D_CP |
| 11 | SATA_B_D2R_N | TRUE | NC_SATA_B_D2RN |
| 11 | SATA_B_D2R_P | TRUE | NC_SATA_B_D2RP |
| 11 | SATA_B_R2D_C_N | TRUE | NC_SATA_B_R2D_CN |
| 11 | SATA_B_R2D_C_P | TRUE | NC_SATA_B_R2D_CP |
| 11 | TP_SATA_ODD_D2RN | TRUE | NC_SATA_ODD_D2RN |
| 11 | TP_SATA_ODD_D2RP | TRUE | NC_SATA_ODD_D2RP |
| 11 | TP_SATA_ODD_R2D_CN | TRUE | NC_SATA_ODD_R2D_CN |
| 11 | TP_SATA_ODD_R2D_CP | TRUE | NC_SATA_ODD_R2D_CP |
| 11 | TP_SATA_D_D2RN | TRUE | NC_SATA_D_D2RN |
| 11 | TP_SATA_D_D2RP | TRUE | NC_SATA_D_D2RP |
| 11 | TP_SATA_D_R2D_CN | TRUE | NC_SATA_D_R2D_CN |
| 11 | TP_SATA_D_R2D_CP | TRUE | NC_SATA_D_R2D_CP |
| 11 | TP_SATA_F_D2RN | TRUE | NC_SATA_F_D2RN |
| 11 | TP_SATA_F_D2RP | TRUE | NC_SATA_F_D2RP |
| 11 | TP_SATA_F_R2D_CN | TRUE | NC_SATA_F_R2D_CN |
| 11 | TP_SATA_F_R2D_CP | TRUE | NC_SATA_F_R2D_CP |

| | | | |
|----|--------------|------|--------------|
| 13 | USB_EXTC_N | TRUE | NC_USB_EXTCN |
| 13 | USB_EXTC_P | TRUE | NC_USB_EXTCP |
| 13 | TP_USB_SDN | TRUE | NC_USB_SDN |
| 13 | TP_USB_SDP | TRUE | NC_USB_SDP |
| 13 | TP_USB_WLANN | TRUE | NC_USB_WLANN |
| 13 | TP_USB_WLANP | TRUE | NC_USB_WLANP |
| 13 | TP_USB_6N | TRUE | NC_USB_6N |
| 13 | TP_USB_6P | TRUE | NC_USB_6P |
| 13 | TP_USB_7N | TRUE | NC_USB_7N |
| 13 | TP_USB_7P | TRUE | NC_USB_7P |
| 13 | USB_EXTD_N | TRUE | NC_USB_EXTDN |
| 13 | USB_EXTD_P | TRUE | NC_USB_EXTDP |
| 13 | TP_USB_PSOCN | TRUE | NC_USB_PSOCN |
| 13 | TP_USB_PSOCP | TRUE | NC_USB_PSOCP |
| 13 | USB_IR_N | TRUE | NC_USB_IRN |
| 13 | USB_IR_P | TRUE | NC_USB_IRP |

| | | | |
|----|--------------------|------|--------------------|
| 86 | ITPXDP_CLK100M_N | TRUE | NC_ITPXDP_CLK100MN |
| 86 | ITPXDP_CLK100M_P | TRUE | NC_ITPXDP_CLK100MP |
| 12 | TP_PCI_PME_L | TRUE | NC_PCI_PME_L |
| 20 | TP_PCI_CLK33M_OUT2 | TRUE | NC_PCI_CLK33M_OUT2 |
| 20 | TP_PCI_CLK33M_OUT3 | TRUE | NC_PCI_CLK33M_OUT3 |
| 11 | TP_HDA_SDIN1 | TRUE | NC_HDA_SDIN1 |
| 11 | TP_HDA_SDIN2 | TRUE | NC_HDA_SDIN2 |
| 11 | TP_HDA_SDIN3 | TRUE | NC_HDA_SDIN3 |
| 13 | TP_LPC_DREQ0_L | TRUE | NC_LPC_DREQ0_L |
| 13 | TP_CLINK_CLK | TRUE | NC_CLINK_CLK |
| 13 | TP_CLINK_DATA | TRUE | NC_CLINK_DATA |
| 13 | TP_CLINK_RESET_L | TRUE | NC_CLINK_RESET_L |

| | | | |
|----|----------------|------|-------------------|
| 12 | EDP_IG_BKL_PWM | TRUE | NC_EDP_IG_BKL_PWM |
|----|----------------|------|-------------------|

| | | | |
|----|-----------|------|--------------|
| 87 | USB_SMC_P | TRUE | NC_USB_S MCP |
| 87 | USB_SMC_N | TRUE | NC_USB_SMCN |

| | | |
|-----------------|------|--------------------|
| SMC_INTERFACE_2 | TRUE | NC_SMC_INTERFACE_2 |
|-----------------|------|--------------------|

Thunderbolt

| | NO_TEST | MAKE_BASE | |
|----|------------------|-----------|------------------|
| 28 | TP_TBT_XTAL25OUT | TRUE | NC_TBT_XTAL25OUT |

| | | | |
|----|--------------------------|------|--------------------------|
| 28 | TP_DP_TBTSRC_ML_CP<3..0> | TRUE | NC_DP_TBTSRC_ML_CP<3..0> |
| 28 | TP_DP_TBTSRC_ML_CN<3..0> | TRUE | NC_DP_TBTSRC_ML_CN<3..0> |
| 28 | TP_DP_TBTSRC_AUXCH_CP | TRUE | NC_DP_TBTSRC_AUXCH_CP |
| 28 | TP_DP_TBTSRC_AUXCH_CN | TRUE | NC_DP_TBTSRC_AUXCH_CN |

| | | | |
|----|-------------------|------|-------------------|
| 12 | TP_DP_IG_D_AUXCHN | TRUE | NC_DP_IG_D_AUXCHN |
| 12 | TP_DP_IG_D_AUXCHP | TRUE | NC_DP_IG_D_AUXCHP |

| | | | |
|----|-----------------------|------|-------------------------|
| 11 | TP_PCIE_CLK100M_PE5N | TRUE | NC_PCIE_CLK100M_PE5N |
| 11 | TP_PCIE_CLK100M_PE5P | TRUE | NC_PCIE_CLK100M_PE5P |
| 11 | PCIE_CLK100M_ENETSD_N | TRUE | NC_PCIE_CLK100M_ENETSDN |
| 11 | PCIE_CLK100M_ENETSD_P | TRUE | NC_PCIE_CLK100M_ENETSDP |
| 11 | TP_PCIE_CLK100M_ENETN | TRUE | NC_PCIE_CLK100M_ENETN |
| 11 | TP_PCIE_CLK100M_ENETP | TRUE | NC_PCIE_CLK100M_ENETP |
| 11 | TP_PCIE_CLK100M_PEGBN | TRUE | NC_PCIE_CLK100M_PEGBN |
| 11 | TP_PCIE_CLK100M_PEGBP | TRUE | NC_PCIE_CLK100M_PEGBP |
| 11 | TP_PCIE_CLK100M_SWN | TRUE | NC_PCIE_CLK100M_SWN |
| 11 | TP_PCIE_CLK100M_SWP | TRUE | NC_PCIE_CLK100M_SWP |

| | | | |
|----|---------------------------|------|---------------------------|
| 11 | TP_PCH_GPIO64_CLKOUTFLEX0 | TRUE | NC_PCH_GPIO64_CLKOUTFLEX0 |
| 11 | TP_PCH_GPIO65_CLKOUTFLEX1 | TRUE | NC_PCH_GPIO65_CLKOUTFLEX1 |
| 11 | TP_PCH_GPIO66_CLKOUTFLEX2 | TRUE | NC_PCH_GPIO66_CLKOUTFLEX2 |
| 11 | TP_PCH_GPIO67_CLKOUTFLEX3 | TRUE | NC_PCH_GPIO67_CLKOUTFLEX3 |

| | | | |
|----|-----------|------|-----------|
| 13 | TP_USB_4N | TRUE | NC_USB_4N |
| 13 | TP_USB_4P | TRUE | NC_USB_4P |

| | | | |
|------|------------------------|----|----|
| TRUE | PCIE_TBT_R2D_P<3..0> | 28 | 86 |
| TRUE | PCIE_TBT_R2D_N<3..0> | 28 | 86 |
| TRUE | PCIE_TBT_D2R_C_P<3..0> | 28 | 86 |
| TRUE | PCIE_TBT_D2R_C_N<3..0> | 28 | 86 |

| | | | | |
|------|-----------------|---|----|----|
| TRUE | DMI_S2N_P<3..1> | 5 | 12 | 86 |
| TRUE | DMI_S2N_N<3..1> | 5 | 12 | 86 |
| TRUE | DMI_N2S_P<3..1> | 5 | 12 | 86 |
| TRUE | DMI_N2S_N<3..1> | 5 | 12 | 86 |

PLACEABLE BEAD-PROBES FOR TBT

| | | | | | | | |
|----|----|----|------------------|-------------------|------------|--------|-------------------------|
| 90 | 11 | 28 | TBT_A_R2D_C_P<1> | CTD _{SM} | BEAD-PROBE | BPA535 | NO_XNET_CONNECTION=TRUE |
| 90 | 11 | 28 | TBT_A_D2R_P<1> | CTD _{SM} | BEAD-PROBE | BPA531 | NO_XNET_CONNECTION=TRUE |
| 90 | 11 | 28 | TBT_A_D2R_N<1> | CTD _{SM} | BEAD-PROBE | BPA532 | NO_XNET_CONNECTION=TRUE |

D

D

C

C

B

B

A

A

| | | | |
|---|--|----------------------|------------|
| SYNC_MASTER=CLEAN_J45 | | SYNC_DATE=04/26/2013 | |
| PAGE TITLE | | | |
| NC & No Test | | | |
| Apple Inc. | | DRAWING NUMBER | 051-0675 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | 6.0.0 |
| | | BRANCH | dvt |
| | | PAGE | 105 OF 119 |
| | | SHEET | 84 OF 94 |

J15 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

| BOARD LAYERS | | | BOARD AREAS | | | BOARD UNITS (MIL. OR MM) | ALLEGRO VERSION |
|---|--|--|----------------------|--|--|--------------------------|-----------------|
| TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM | | | NO_TYPE, BGA, P65BGA | | | MM | 16.2 |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DEFAULT | * | Y | =45_OHM_SE | =45_OHM_SE | 10 MM | 0 MM | 0 MM |
| STANDARD | * | Y | =DEFAULT | =DEFAULT | 10 MM | =DEFAULT | =DEFAULT |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 50_OHM_SE | TOP, BOTTOM | Y | 0.095 MM | 0.095 MM | | | |
| 50_OHM_SE | * | Y | 0.066 MM | 0.066 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 45_OHM_SE | TOP, BOTTOM | Y | 0.116 MM | 0.116 MM | | | |
| 45_OHM_SE | * | Y | 0.083 MM | 0.083 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 45_OHM_SE_ADJ | TOP, BOTTOM | Y | 0.116 MM | 0.116 MM | | | |
| 45_OHM_SE_ADJ | * | Y | 0.085 MM | 0.085 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 40_OHM_SE | TOP, BOTTOM | Y | 0.145 MM | 0.095 MM | | | |
| 40_OHM_SE | * | Y | 0.102 MM | 0.090 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 37_OHM_SE | TOP, BOTTOM | Y | 0.165 MM | 0.095 MM | | | |
| 37_OHM_SE | * | Y | 0.118 MM | 0.090 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 27P4_OHM_SE | TOP, BOTTOM | Y | 0.265 MM | 0.095 MM | | | |
| 27P4_OHM_SE | * | Y | 0.186 MM | 0.1 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 72_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 72_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.105 MM | 0.105 MM | 0.120 MM | 0.120 MM | 0.120 MM |
| 72_OHM_DIFF | ISL2, ISL11 | Y | 0.105 MM | 0.105 MM | 0.120 MM | 0.120 MM | 0.120 MM |
| 72_OHM_DIFF | TOP, BOTTOM | Y | 0.146 MM | 0.146 MM | 0.120 MM | 0.120 MM | 0.120 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 80_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 80_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.096 MM | 0.096 MM | 0.126 MM | 0.126 MM | 0.126 MM |
| 80_OHM_DIFF | ISL2, ISL11 | Y | 0.096 MM | 0.096 MM | 0.126 MM | 0.126 MM | 0.126 MM |
| 80_OHM_DIFF | TOP, BOTTOM | Y | 0.120 MM | 0.120 MM | 0.160 MM | 0.160 MM | 0.160 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 85_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 85_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.080 MM | 0.080 MM | 0.120 MM | 0.120 MM | 0.120 MM |
| 85_OHM_DIFF | ISL2, ISL11 | Y | 0.080 MM | 0.080 MM | 0.120 MM | 0.120 MM | 0.120 MM |
| 85_OHM_DIFF | TOP, BOTTOM | Y | 0.105 MM | 0.105 MM | 0.125 MM | 0.125 MM | 0.125 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 90_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 90_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.078 MM | 0.078 MM | 0.200 MM | 0.200 MM | 0.200 MM |
| 90_OHM_DIFF | ISL2, ISL11 | Y | 0.078 MM | 0.078 MM | 0.200 MM | 0.200 MM | 0.200 MM |
| 90_OHM_DIFF | TOP, BOTTOM | Y | 0.101 MM | 0.101 MM | 0.180 MM | 0.180 MM | 0.180 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1:1_DIFFPAIR | * | Y | =STANDARD | =STANDARD | =STANDARD | 0.1 MM | 0.1 MM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| * | * | BGA | P072_SPACE |
| * | * | P65BGA | P075_SPACE |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DEFAULT | * | 0.1 MM | ? |
| STANDARD | * | =DEFAULT | ? |
| BGA_P1MM | * | 0.1 MM | ? |
| BGA_P2MM | * | 0.2 MM | ? |
| P072_SPACE | * | 0.071 MM | ? |
| P075_SPACE | * | 0.075 MM | ? |

Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal, Inner dielectric is 0.053 mm nominal.

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| 1:1_SPACING | * | 0.1 MM | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------------------------------|----------------------|--------|
| 1X_DIELECTRIC | TOP, BOTTOM | 0.058 MM | ? |
| 1X_DIELECTRIC | ISL3, ISL4, ISL9, ISL10 | 0.053 MM | ? |
| 1X_DIELECTRIC | ISL3, ISL4, ISL7, ISL8, ISL11 | 0.101 MM | ? |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| P65_BGA | * | Y | 0.071MM | 0.071MM | | 0.075MM | 0.126MM |

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| * | P65BGA | P65_BGA |

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

PCB Rule Definitions

Apple Inc.

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0

BRANCH: dvt

PAGE: 110 OF 119

SHEET: 85 OF 94

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SATA Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SATA_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |
| SATA_37SE | * | =37_OHM_SE | =37_OHM_SE | =37_OHM_SE | =37_OHM_SE | =37_OHM_SE | =37_OHM_SE |
| SATA_45SE | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| SATA_2SAME | * | =3X_DIELECTRIC | ? | SATA_2SAME | TOP,BOTTOM | =4X_DIELECTRIC | ? |
| SATA_TXRX | * | =6X_DIELECTRIC | ? | SATA_TXRX | TOP,BOTTOM | =10X_DIELECTRIC | ? |
| SATA_2OTHER | * | =6X_DIELECTRIC | ? | SATA_2OTHER | TOP,BOTTOM | =6X_DIELECTRIC | ? |
| SATA_RCOMP | * | =6X_DIELECTRIC | ? | SATA_RCOMP | TOP,BOTTOM | =10X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| SATA_* | =SAME | * | SATA_2SAME |
| SATA_R2D | SATA_D2R | * | SATA_TXRX |
| SATA_* | * | * | SATA_2OTHER |

USB 2.0 Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCH_USB_RBIAS | * | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| USB_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| USB | * | =4X_DIELECTRIC | ? | USB | TOP,BOTTOM | =6X_DIELECTRIC | ? |
| USB_RBIAS | * | =6X_DIELECTRIC | ? | USB_RBIAS | TOP,BOTTOM | =10X_DIELECTRIC | ? |
| WT_WAKE | * | =4X_DIELECTRIC | ? | WT_WAKE | TOP,BOTTOM | =6X_DIELECTRIC | ? |

USB 3.0 INTERFACE CONSTRAINTS

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| USB3_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| USB3_2SAME | * | =3X_DIELECTRIC | ? | USB3_2SAME | TOP,BOTTOM | =4X_DIELECTRIC | ? |
| USB3_TXRX | * | =6X_DIELECTRIC | ? | USB3_TXRX | TOP,BOTTOM | =10X_DIELECTRIC | ? |
| USB3_2OTHER | * | =4X_DIELECTRIC | ? | USB3_2OTHER | TOP,BOTTOM | =6X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| USB3_* | =SAME | * | USB3_2SAME |
| USB3_R2D | USB3_D2R | * | USB3_TXRX |
| USB3_* | * | * | USB3_2OTHER |

System Clock Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_SLOW_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| CLK_25M_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_SLOW | * | =4X_DIELECTRIC | ? |
| CLK_25M | * | =5X_DIELECTRIC | ? |

NOTE: 25MHz system clocks very sensitive to noise.
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

PCH Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | NET_TYPE |
|---------------------------|---------------|------------|----------|
| NC SATA A R2D CP | SATA_85D | SATA_R2D | 84 |
| NC SATA A R2D CN | SATA_85D | SATA_R2D | 84 |
| NC SATA A D2RP | SATA_85D | SATA_D2R | 84 |
| NC SATA A D2RN | SATA_85D | SATA_D2R | 84 |
| NC SATA B R2D CP | SATA_85D | SATA_R2D | 84 |
| NC SATA B R2D CN | SATA_85D | SATA_R2D | 84 |
| NC SATA B D2RP | SATA_85D | SATA_D2R | 84 |
| NC SATA B D2RN | SATA_85D | SATA_D2R | 84 |
| PCH SATA RCOMP | SATA_45SE | SATA_RCOMP | 11 |
| USB EXTA P | USB_85D | USB | 13 37 |
| USB EXTA N | USB_85D | USB | 13 37 |
| USB EXTA MIXED P | USB_85D | USB | 37 |
| USB EXTA MIXED N | USB_85D | USB | 37 |
| USB LT1 P | USB_85D | USB | 37 |
| USB LT1 N | USB_85D | USB | 37 |
| NC USB EXTCP | USB_85D | USB | 84 |
| NC USB EXTCN | USB_85D | USB | 84 |
| NC USB SDP | USB_85D | USB | 84 |
| NC USB SDN | USB_85D | USB | 84 |
| SMC DEBUGPRT RX L | CPU_45S | CPU_ITP | 37 40 41 |
| SMC DEBUGPRT TX L | CPU_45S | CPU_ITP | 37 40 41 |
| USB SMC P | USB_85D | USB | 84 |
| USB SMC N | USB_85D | USB | 84 |
| NC USB 6P | USB_85D | USB | 84 |
| NC USB 6N | USB_85D | USB | 84 |
| NC USB 7P | USB_85D | USB | 84 |
| NC USB 7N | USB_85D | USB | 84 |
| USB EXTB P | USB_85D | USB | 13 78 83 |
| USB EXTB N | USB_85D | USB | 13 78 83 |
| NC USB EXTDP | USB_85D | USB | 84 |
| NC USB EXTDN | USB_85D | USB | 84 |
| USB BT P | USB_85D | USB | 13 33 |
| USB BT N | USB_85D | USB | 13 33 |
| USB BT CONN P | USB_85D | USB | 13 83 |
| USB BT CONN N | USB_85D | USB | 13 83 |
| NC USB IRP | USB_85D | USB | 84 |
| NC USB IRN | USB_85D | USB | 84 |
| USB TPAD P | USB_85D | USB | 13 38 |
| USB TPAD N | USB_85D | USB | 13 38 |
| USB TPAD R P | USB_85D | USB | 38 |
| USB TPAD R N | USB_85D | USB | 38 |
| PCH USB RBIAS | PCH_USB_RBIAS | USB_RBIAS | 13 |
| USB3 EXTA D2R P | USB_85D | USB3_D2R | 13 37 |
| USB3 EXTA D2R N | USB_85D | USB3_D2R | 13 37 |
| USB3 EXTA D2R C P | USB_85D | USB3_D2R | 13 37 |
| USB3 EXTA D2R C N | USB_85D | USB3_D2R | 13 37 |
| USB3 EXTA R2D P | USB_85D | USB3_R2D | 37 |
| USB3 EXTA R2D N | USB_85D | USB3_R2D | 37 |
| USB3 EXTA R2D C P | USB_85D | USB3_R2D | 13 37 |
| USB3 EXTA R2D C N | USB_85D | USB3_R2D | 13 37 |
| USB3 EXTB D2R P | USB_85D | USB3_D2R | 13 78 83 |
| USB3 EXTB D2R N | USB_85D | USB3_D2R | 13 78 83 |
| USB3 EXTB D2R C P | USB_85D | USB3_D2R | 13 78 83 |
| USB3 EXTB D2R C N | USB_85D | USB3_D2R | 13 78 83 |
| USB3 EXTB R2D P | USB_85D | USB3_R2D | 78 83 |
| USB3 EXTB R2D N | USB_85D | USB3_R2D | 78 83 |
| USB3 EXTB R2D C P | USB_85D | USB3_R2D | 13 78 |
| USB3 EXTB R2D C N | USB_85D | USB3_R2D | 13 78 |
| NC USB3 EXTC D2RP | USB_85D | USB3_D2R | 84 |
| NC USB3 EXTC D2RN | USB_85D | USB3_D2R | 84 |
| NC USB3 EXTC R2D CP | USB_85D | USB3_R2D | 84 |
| NC USB3 EXTC R2D CN | USB_85D | USB3_R2D | 84 |
| NC USB3 EXT D2RP | USB_85D | USB3_D2R | 84 |
| NC USB3 EXT D2RN | USB_85D | USB3_D2R | 84 |
| NC USB3 EXT D2R CP | USB_85D | USB3_R2D | 84 |
| NC USB3 EXT D2R CN | USB_85D | USB3_R2D | 84 |

Clock Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | NET_TYPE |
|---------------------------|--------------|----------|----------|
| SYSCLK_CLK32K_RTC | CLK_SLOW_45S | CLK_SLOW | 11 19 |
| SYSCLK_CLK25M_SB | CLK_25M_45S | CLK_25M | 11 19 |
| SYSCLK_CLK25M_SB_R | CLK_25M_45S | CLK_25M | 11 |
| SYSCLK_CLK25M_CAM | CLK_25M_45S | CLK_25M | 19 36 |
| SYSCLK_CLK25M_TBT | CLK_25M_45S | CLK_25M | 19 28 |
| SYSCLK_CLK25M_TBT_R | CLK_25M_45S | CLK_25M | 28 |

SYNC MASTER=CLEAN_J45 SYNC DATE=04/26/2013

PCH Constraints 1

Apple Inc.

051-0675 D

6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

112 OF 119

87 OF 94

LPC Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| LPC_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| CLK_LPC_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| LPC | * | 6 MIL | ? |
| CLK_LPC | * | 8 MIL | ? |

SMBus Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SMB_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SMB | * | =2x_DIELECTRIC | ? |

HD Audio Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| HDA_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| HDA | * | =2x_DIELECTRIC | ? |

SPI Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SPI_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SPI | * | 8 MIL | ? |

PCH Single Net Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCH_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| PCH_SE | * | =2x_DIELECTRIC | ? | PCH_SE | TOP,BOTTOM | =3x_DIELECTRIC | ? |

PCI-Express

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCIE_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |
| CLK_PCIE_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| PCIE_2SAME | * | =2x_DIELECTRIC | ? | PCIE_2SAME | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| PCIE_TXRX | * | =6x_DIELECTRIC | ? | PCIE_TXRX | TOP,BOTTOM | =10x_DIELECTRIC | ? |
| PCIE_2OTHER | * | =4x_DIELECTRIC | ? | PCIE_2OTHER | TOP,BOTTOM | =6x_DIELECTRIC | ? |
| PCIE_2CLK | * | =7x_DIELECTRIC | ? | PCIE_2CLK | TOP,BOTTOM | =10x_DIELECTRIC | ? |
| PCIECLK_2OTHER | * | =7x_DIELECTRIC | ? | PCIECLK_2OTHER | TOP,BOTTOM | =10x_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| PCIE_* | =SAME | * | PCIE_2SAME |
| PCIE_R2D | PCIE_D2R | * | PCIE_TXRX |
| PCIE_* | * | * | PCIE_2OTHER |
| PCIE_* | CLK_* | * | PCIE_2CLK |
| CLK_PCIE | * | * | PCIECLK_2OTHER |

PCH Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | NET_TYPE | SPACING |
|---------------------------|--------------|----------|-------------------------|
| LPC_AD | LPC_45S | LPC | LPC AD<3..0> |
| LPC_FRAME_L | LPC_45S | LPC | LPC FRAME L |
| LPC_RESET_L | LPC_45S | LPC | LPC RESET L |
| SMBUS_PCH_CLK | SMB_45S | SMB | SMBUS PCH CLK |
| SMBUS_PCH_DATA | SMB_45S | SMB | SMBUS PCH DATA |
| SMBUS_PCH_0_CLK | SMB_45S | SMB | SML PCH 0 CLK |
| SMBUS_PCH_0_DATA | SMB_45S | SMB | SML PCH 0 DATA |
| SMBUS_PCH_1_CLK | SMB_45S | SMB | SML PCH 1 CLK |
| SMBUS_PCH_1_DATA | SMB_45S | SMB | SML PCH 1 DATA |
| HDA_BIT_CLK | HDA_45S | HDA | HDA BIT CLK |
| HDA_BIT_CLK_R | HDA_45S | HDA | HDA BIT CLK R |
| HDA_SYNC | HDA_45S | HDA | HDA SYNC |
| HDA_SYNC_R | HDA_45S | HDA | HDA SYNC R |
| HDA_RST_L | HDA_45S | HDA | HDA RST L |
| HDA_RST_R | HDA_45S | HDA | HDA RST R |
| HDA_SDIN0 | HDA_45S | HDA | HDA SDIN0 |
| HDA_SDIN0_R | HDA_45S | HDA | CS4208 HDA SDOUT0 R |
| HDA_SDOUT | HDA_45S | HDA | HDA SDOUT |
| HDA_SDOUT_R | HDA_45S | HDA | HDA SDOUT R |
| SPT_CLK | SPT_45S | SPT | SPI CLK R |
| SPT_CLK | SPT_45S | SPT | SPI CLK |
| SPT_MOST | SPT_45S | SPT | SPI MOSI R |
| SPT_MOST | SPT_45S | SPT | SPI MOSI |
| SPT_MISO | SPT_45S | SPT | SPI MISO |
| SPT_CS0 | SPT_45S | SPT | SPI CS0 R L |
| SPT_CS0 | SPT_45S | SPT | SPI CS0 L |
| USB3_SD_R2D | USB3_85D | USB3_R2D | USB3 SD R2D C P |
| USB3_SD_R2D | USB3_85D | USB3_R2D | USB3 SD R2D C N |
| USB3_SD_D2R | USB3_85D | USB3_D2R | USB3 SD D2R P |
| USB3_SD_D2R | USB3_85D | USB3_D2R | USB3 SD D2R N |
| PCIE_AP_R2D | PCIE_85D | PCIE_R2D | PCIE AP R2D P |
| PCIE_AP_R2D | PCIE_85D | PCIE_R2D | PCIE AP R2D N |
| PCIE_AP_R2D | PCIE_85D | PCIE_R2D | PCIE AP R2D C P |
| PCIE_AP_R2D | PCIE_85D | PCIE_R2D | PCIE AP R2D C N |
| PCIE_AP_R2D | PCIE_85D | PCIE_R2D | PCIE AP R2D PI P |
| PCIE_AP_R2D | PCIE_85D | PCIE_R2D | PCIE AP R2D PI N |
| PCIE_AP_D2R | PCIE_85D | PCIE_D2R | PCIE AP D2R P |
| PCIE_AP_D2R | PCIE_85D | PCIE_D2R | PCIE AP D2R N |
| PCIE_AP_D2R | PCIE_85D | PCIE_D2R | PCIE AP D2R PI P |
| PCIE_AP_D2R | PCIE_85D | PCIE_D2R | PCIE AP D2R PI N |
| PCIE_CAMERA_R2D | PCIE_85D | PCIE_R2D | PCIE CAMERA R2D P |
| PCIE_CAMERA_R2D | PCIE_85D | PCIE_R2D | PCIE CAMERA R2D N |
| PCIE_CAMERA_R2D | PCIE_85D | PCIE_R2D | PCIE CAMERA R2D C P |
| PCIE_CAMERA_R2D | PCIE_85D | PCIE_R2D | PCIE CAMERA R2D C N |
| PCIE_CAMERA_D2R | PCIE_85D | PCIE_D2R | PCIE CAMERA D2R P |
| PCIE_CAMERA_D2R | PCIE_85D | PCIE_D2R | PCIE CAMERA D2R N |
| PCIE_CAMERA_D2R | PCIE_85D | PCIE_D2R | PCIE CAMERA D2R C P |
| PCIE_CAMERA_D2R | PCIE_85D | PCIE_D2R | PCIE CAMERA D2R C N |
| CLK_LPC_45S | CLK_LPC_45S | CLK_LPC | LPC CLK33M SMC R |
| CLK_LPC_45S | CLK_LPC_45S | CLK_LPC | LPC CLK33M SMC |
| CLK_LPC_45S | CLK_LPC_45S | CLK_LPC | LPC CLK33M LCPPLUS |
| CLK_LPC_45S | CLK_LPC_45S | CLK_LPC | LPC CLK33M LCPPLUS R |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCH CLK33M PCIIN |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCH CLK14P3M_REFCLK |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCH CLK33M PCIOUT |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M PCH P |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M PCH N |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M TBT P |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M TBT N |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCH CLK96M DOT P |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCH CLK96M DOT N |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCH CLK100M SATA P |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCH CLK100M SATA N |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PEG CLK100M P |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PEG CLK100M N |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M AP P |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M AP N |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M AP CONN P |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M AP CONN N |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M CAMERA P |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M CAMERA N |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M CAMERA C P |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M CAMERA C N |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M SSD P |
| CLK_PCIE_85D | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M SSD N |

PCH Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | NET_TYPE | SPACING |
|---------------------------|----------|----------|------------------------|
| PCH_PM_NET | PCH_45S | PCH_SE | PCH INTRUDER L |
| PCH_PM_NET | PCH_45S | PCH_SE | PCH INTVRMEN L |
| PCH_PM_NET | PCH_45S | PCH_SE | PCH DSWVRMEN |
| PCH_PM_NET | PCH_45S | PCH_SE | PCH SRTRCRST L |
| PCH_PM_NET | PCH_45S | PCH_SE | PM RSRRST L |
| PCH_PM_NET | PCH_45S | PCH_SE | PM SYSRST L |
| PCH_PM_NET | PCH_45S | PCH_SE | PM PCH PWROK |
| PCH_PM_NET | PCH_45S | PCH_SE | PM PCH APWROK |
| PCH_PM_NET | PCH_45S | PCH_SE | PM DSW PWROK |
| PCH_PM_NET | PCH_45S | PCH_SE | PM PCH SYS PWROK |
| PCH_PM_NET | PCH_45S | PCH_SE | PM PWRBTN L |
| PCH_PM_NET | PCH_45S | PCH_SE | PM THRMTRIP L R |
| PCH_PM_NET | PCH_45S | PCH_SE | PCIE WAKE L |
| PCH_PM_NET | PCH_45S | PCH_SE | PCIE RCIN L |
| PCIE_D2R_SSD | PCIE_85D | PCIE_D2R | PCIE SSD D2R P<3..0> |
| PCIE_D2R_SSD | PCIE_85D | PCIE_D2R | PCIE SSD D2R N<3..0> |
| PCIE_R2D_SSD | PCIE_85D | PCIE_R2D | PCIE SSD R2D C P<3..0> |
| PCIE_R2D_SSD | PCIE_85D | PCIE_R2D | PCIE SSD R2D C N<3..0> |
| PCIE_R2D_SSD | PCIE_85D | PCIE_R2D | PCIE SSD R2D P<3..0> |
| PCIE_R2D_SSD | PCIE_85D | PCIE_R2D | PCIE SSD R2D N<3..0> |

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

PCH Constraints 2

Apple Inc.

051-0675

6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

113 OF 119

88 OF 94

Memory Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MEM_37S | * | =37_OHM_SE | =37_OHM_SE | =37_OHM_SE | =37_OHM_SE | =STANDARD | =STANDARD |
| MEM_40S | * | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =STANDARD | =STANDARD |
| MEM_72D | * | =72_OHM_DIFF | =72_OHM_DIFF | =72_OHM_DIFF | =72_OHM_DIFF | =72_OHM_DIFF | =72_OHM_DIFF |
| MEM_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| MEM_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

Memory Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | PROPERTY | VALUE |
|---------------------------|----------|--------------|------------------------|----------------|
| | PHYSICAL | SPACING | | |
| MEM_A_CLK0 | MEM_72D | MEM_CLK | MEM A CLK P<0> | 7 23 27 |
| MEM_A_CLK0 | MEM_72D | MEM_CLK | MEM A CLK N<0> | 7 23 27 |
| MEM_A_CLK1 | MEM_72D | MEM_CLK | MEM A CLK P<1> | 7 24 27 |
| MEM_A_CLK1 | MEM_72D | MEM_CLK | MEM A CLK N<1> | 7 24 27 |
| MEM_A_CNTRL0 | MEM_40S | MEM_CTRL | MEM A CKE<0> | 7 23 27 |
| MEM_A_CNTRL0 | MEM_40S | MEM_CTRL | MEM A CKE<1> | 7 23 27 |
| MEM_A_CNTRL0 | MEM_40S | MEM_CTRL | MEM A CS L<0> | 7 23 27 |
| MEM_A_CNTRL0 | MEM_40S | MEM_CTRL | MEM A CS L<1> | 7 23 27 |
| MEM_A_CNTRL0 | MEM_40S | MEM_CTRL | MEM A ODT<0> | 7 23 27 |
| MEM_A_CNTRL0 | MEM_40S | MEM_CTRL | MEM A ODT<1> | 7 23 27 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A A<15..0> | 7 23 24 27 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A BA<2..0> | 7 23 24 27 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A RAS L | 7 23 24 27 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A CAS L | 7 23 24 27 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A WE L | 7 23 24 27 |
| MEM_A_DATA_0 | MEM_45S | MEM_A_DATA_0 | MEM A DQ<7..0> | 7 23 24 |
| MEM_A_DATA_1 | MEM_45S | MEM_A_DATA_1 | MEM A DQ<15..8> | 7 23 24 |
| MEM_A_DATA_2 | MEM_45S | MEM_A_DATA_2 | MEM A DQ<23..16> | 7 23 24 |
| MEM_A_DATA_3 | MEM_45S | MEM_A_DATA_3 | MEM A DQ<31..24> | 7 23 24 |
| MEM_A_DATA_4 | MEM_45S | MEM_A_DATA_4 | MEM A DQ<39..32> | 7 23 24 |
| MEM_A_DATA_5 | MEM_45S | MEM_A_DATA_5 | MEM A DQ<47..40> | 7 23 24 |
| MEM_A_DATA_6 | MEM_45S | MEM_A_DATA_6 | MEM A DQ<55..48> | 7 23 24 |
| MEM_A_DATA_7 | MEM_45S | MEM_A_DATA_7 | MEM A DQ<63..56> | 7 23 24 |
| MEM_A_DQS_0 | MEM_85D | MEM_A_DQS_0 | MEM A DOS P<0> | 7 23 24 |
| MEM_A_DQS_0 | MEM_85D | MEM_A_DQS_0 | MEM A DOS N<0> | 7 23 24 |
| MEM_A_DQS_1 | MEM_85D | MEM_A_DQS_1 | MEM A DOS P<1> | 7 23 24 |
| MEM_A_DQS_1 | MEM_85D | MEM_A_DQS_1 | MEM A DOS N<1> | 7 23 24 |
| MEM_A_DQS_2 | MEM_85D | MEM_A_DQS_2 | MEM A DOS P<2> | 7 23 24 |
| MEM_A_DQS_2 | MEM_85D | MEM_A_DQS_2 | MEM A DOS N<2> | 7 23 24 |
| MEM_A_DQS_3 | MEM_85D | MEM_A_DQS_3 | MEM A DOS P<3> | 7 23 24 |
| MEM_A_DQS_3 | MEM_85D | MEM_A_DQS_3 | MEM A DOS N<3> | 7 23 24 |
| MEM_A_DQS_4 | MEM_85D | MEM_A_DQS_4 | MEM A DOS P<4> | 7 23 24 |
| MEM_A_DQS_4 | MEM_85D | MEM_A_DQS_4 | MEM A DOS N<4> | 7 23 24 |
| MEM_A_DQS_5 | MEM_85D | MEM_A_DQS_5 | MEM A DOS P<5> | 7 23 24 |
| MEM_A_DQS_5 | MEM_85D | MEM_A_DQS_5 | MEM A DOS N<5> | 7 23 24 |
| MEM_A_DQS_6 | MEM_85D | MEM_A_DQS_6 | MEM A DOS P<6> | 7 23 24 |
| MEM_A_DQS_6 | MEM_85D | MEM_A_DQS_6 | MEM A DOS N<6> | 7 23 24 |
| MEM_A_DQS_7 | MEM_85D | MEM_A_DQS_7 | MEM A DOS P<7> | 7 23 24 |
| MEM_A_DQS_7 | MEM_85D | MEM_A_DQS_7 | MEM A DOS N<7> | 7 23 24 |
| MEM_B_CLK0 | MEM_72D | MEM_CLK | MEM B CLK P<0> | 7 25 27 |
| MEM_B_CLK0 | MEM_72D | MEM_CLK | MEM B CLK N<0> | 7 25 27 |
| MEM_B_CLK1 | MEM_72D | MEM_CLK | MEM B CLK P<1> | 7 26 27 |
| MEM_B_CLK1 | MEM_72D | MEM_CLK | MEM B CLK N<1> | 7 26 27 |
| MEM_B_CNTRL0 | MEM_40S | MEM_CTRL | MEM B CKE<0> | 7 25 27 |
| MEM_B_CNTRL0 | MEM_40S | MEM_CTRL | MEM B CKE<1> | 7 25 27 |
| MEM_B_CNTRL0 | MEM_40S | MEM_CTRL | MEM B CS L<0> | 7 25 27 |
| MEM_B_CNTRL0 | MEM_40S | MEM_CTRL | MEM B CS L<1> | 7 25 27 |
| MEM_B_CNTRL0 | MEM_40S | MEM_CTRL | MEM B ODT<0> | 7 25 27 |
| MEM_B_CNTRL0 | MEM_40S | MEM_CTRL | MEM B ODT<1> | 7 25 27 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B A<15..0> | 7 25 26 27 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B BA<2..0> | 7 25 26 27 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B RAS L | 7 25 26 27 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B CAS L | 7 25 26 27 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B WE L | 7 25 26 27 |
| MEM_B_DATA_0 | MEM_45S | MEM_B_DATA_0 | MEM B DQ<7..0> | 7 25 26 |
| MEM_B_DATA_1 | MEM_45S | MEM_B_DATA_1 | MEM B DQ<15..8> | 7 25 26 |
| MEM_B_DATA_2 | MEM_45S | MEM_B_DATA_2 | MEM B DQ<23..16> | 7 25 26 |
| MEM_B_DATA_3 | MEM_45S | MEM_B_DATA_3 | MEM B DQ<31..24> | 7 25 26 |
| MEM_B_DATA_4 | MEM_45S | MEM_B_DATA_4 | MEM B DQ<39..32> | 7 25 26 |
| MEM_B_DATA_5 | MEM_45S | MEM_B_DATA_5 | MEM B DQ<47..40> | 7 25 26 |
| MEM_B_DATA_6 | MEM_45S | MEM_B_DATA_6 | MEM B DQ<55..48> | 7 25 26 |
| MEM_B_DATA_7 | MEM_45S | MEM_B_DATA_7 | MEM B DQ<63..56> | 7 25 26 |
| MEM_B_DQS_0 | MEM_85D | MEM_B_DQS_0 | MEM B DOS P<0> | 7 25 26 |
| MEM_B_DQS_0 | MEM_85D | MEM_B_DQS_0 | MEM B DOS N<0> | 7 25 26 |
| MEM_B_DQS_1 | MEM_85D | MEM_B_DQS_1 | MEM B DOS P<1> | 7 25 26 |
| MEM_B_DQS_1 | MEM_85D | MEM_B_DQS_1 | MEM B DOS N<1> | 7 25 26 |
| MEM_B_DQS_2 | MEM_85D | MEM_B_DQS_2 | MEM B DOS P<2> | 7 25 26 |
| MEM_B_DQS_2 | MEM_85D | MEM_B_DQS_2 | MEM B DOS N<2> | 7 25 26 |
| MEM_B_DQS_3 | MEM_85D | MEM_B_DQS_3 | MEM B DOS P<3> | 7 25 26 |
| MEM_B_DQS_3 | MEM_85D | MEM_B_DQS_3 | MEM B DOS N<3> | 7 25 26 |
| MEM_B_DQS_4 | MEM_85D | MEM_B_DQS_4 | MEM B DOS P<4> | 7 25 26 |
| MEM_B_DQS_4 | MEM_85D | MEM_B_DQS_4 | MEM B DOS N<4> | 7 25 26 |
| MEM_B_DQS_5 | MEM_85D | MEM_B_DQS_5 | MEM B DOS P<5> | 7 25 26 |
| MEM_B_DQS_5 | MEM_85D | MEM_B_DQS_5 | MEM B DOS N<5> | 7 25 26 |
| MEM_B_DQS_6 | MEM_85D | MEM_B_DQS_6 | MEM B DOS P<6> | 7 25 26 |
| MEM_B_DQS_6 | MEM_85D | MEM_B_DQS_6 | MEM B DOS N<6> | 7 25 26 |
| MEM_B_DQS_7 | MEM_85D | MEM_B_DQS_7 | MEM B DOS P<7> | 7 25 26 |
| MEM_B_DQS_7 | MEM_85D | MEM_B_DQS_7 | MEM B DOS N<7> | 7 25 26 |
| | | MEM_PWR | PPVREF_S3 MEM VREFD0 A | 22 23 24 82 86 |
| | | MEM_PWR | PPVREF_S3 MEM VREFCA A | 22 23 24 82 86 |
| | | MEM_PWR | PP1V35_S3 MEM | 81 |

Spacing Rule Sets

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MEM_DATA2SELF | * | =2x_DIELECTRIC | ? |
| MEM_DQS2OWNDATA | * | =2x_DIELECTRIC | ? |
| MEM_CMD2CMD | * | =2x_DIELECTRIC | ? |
| MEM_CMD2CTRL | * | =2x_DIELECTRIC | ? |
| MEM_CTRL2CTRL | * | =2x_DIELECTRIC | ? |
| MEM_CLK2CLK | * | =4x_DIELECTRIC | ? |
| MEM_2OTHERMEM | * | =4x_DIELECTRIC | ? |
| MEM_2PWR | * | =2x_DIELECTRIC | ? |
| MEM_2GND | * | =2x_DIELECTRIC | ? |
| MEM_2OTHER | * | =6x_DIELECTRIC | ? |

Memory Bus Spacing Group Assignments

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_*_DATA_* | * | * | MEM_2OTHER |
| MEM_*_DQS_* | * | * | MEM_2OTHER |
| MEM_CMD | * | * | MEM_2OTHER |
| MEM_CTRL | * | * | MEM_2OTHER |
| MEM_CLK | * | * | MEM_2OTHER |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_*_DATA_* | =SAME | * | MEM_DATA2SELF |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CMD | MEM_CMD | * | MEM_CMD2CMD |
| MEM_CMD | MEM_CTRL | * | MEM_CMD2CTRL |
| MEM_CTRL | MEM_CTRL | * | MEM_CTRL2CTRL |
| MEM_CLK | MEM_CLK | * | MEM_CLK2CLK |
| MEM_* | MEM_* | * | MEM_2OTHERMEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_A_DQS_0 | MEM_A_DATA_0 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_1 | MEM_A_DATA_1 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_2 | MEM_A_DATA_2 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_3 | MEM_A_DATA_3 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_4 | MEM_A_DATA_4 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_5 | MEM_A_DATA_5 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_6 | MEM_A_DATA_6 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_7 | MEM_A_DATA_7 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_0 | MEM_B_DATA_0 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_1 | MEM_B_DATA_1 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_2 | MEM_B_DATA_2 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_3 | MEM_B_DATA_3 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_4 | MEM_B_DATA_4 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_5 | MEM_B_DATA_5 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_6 | MEM_B_DATA_6 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_7 | MEM_B_DATA_7 | * | MEM_DQS2OWNDATA |

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.
SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

Memory to Power Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_PWR | MEM_* | * | MEM_2PWR |
| MEM_PWR | * | * | DEFAULT |

Memory to GND Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| GND | MEM_* | * | MEM_2GND |

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

Apple Inc.

051-0675

6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BRANCH: dvt

PAGE: 114 OF 119

SHEET: 89 OF 94

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TBT_SPI_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| TBT_SPI | * | =2x_DIELECTRIC | ? |

Thunderbolt/DP Connector Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TBTDP_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

TBT_DP Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TBTDP_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| TBTDP_2SAME | * | =3x_DIELECTRIC | ? |
| TBTDP_TXRX | * | =6x_DIELECTRIC | ? |
| TBTDP_2OTHER | * | =4x_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| TBTDP_* | =SAME | * | TBTDP_2SAME |
| TBTDP_R2D | TBTDP_D2R | * | TBTDP_TXRX |
| TBTDP_* | * | * | TBTDP_2OTHER |

Thunderbolt/DP Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | NET_TYPE |
|---------------------------|-----------|-------------|---------------------|
| TBT_A_R2D | TBTDP_85D | TBTDP_R2D | TBT A R2D C P<1..0> |
| TBT_A_R2D | TBTDP_85D | TBTDP_R2D | TBT A R2D C N<1..0> |
| TBT_A_R2D | TBTDP_85D | TBTDP_R2D | TBT A R2D P<1..0> |
| TBT_A_R2D | TBTDP_85D | TBTDP_R2D | TBT A R2D N<1..0> |
| DP_A_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPA ML C P<1> |
| DP_A_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPA ML C N<1> |
| DP_A_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPA ML P<1> |
| DP_A_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPA ML N<1> |
| DP_A_LSX_ML | DP_85D | DISPLAYPORT | DP A LSX ML P<1> |
| DP_A_LSX_ML | DP_85D | DISPLAYPORT | DP A LSX ML N<1> |
| DP_TBTPA_ML | DP_85D | DISPLAYPORT | DP TBTPA ML C P<3> |
| DP_TBTPA_ML | DP_85D | DISPLAYPORT | DP TBTPA ML C N<3> |
| DP_TBTPA_ML | DP_85D | DISPLAYPORT | DP TBTPA ML P<3> |
| DP_TBTPA_ML | DP_85D | DISPLAYPORT | DP TBTPA ML N<3> |
| TBT_A_D2R0 | TBTDP_85D | TBTDP_D2R | TBT A D2R C P<0> |
| TBT_A_D2R0 | TBTDP_85D | TBTDP_D2R | TBT A D2R C N<0> |
| TBT_A_D2R0 | TBTDP_85D | TBTDP_D2R | TBT A D2R P<0> |
| TBT_A_D2R0 | TBTDP_85D | TBTDP_D2R | TBT A D2R N<0> |
| TBT_A_D2R1 | TBTDP_85D | TBTDP_D2R | TBT A D2R C P<1> |
| TBT_A_D2R1 | TBTDP_85D | TBTDP_D2R | TBT A D2R C N<1> |
| TBT_A_D2R1 | TBTDP_85D | TBTDP_D2R | TBT A D2R P<1> |
| TBT_A_D2R1 | TBTDP_85D | TBTDP_D2R | TBT A D2R N<1> |
| TBT_A_D2R1 | TBTDP_85D | TBTDP_D2R | TBT A D2R1 AUXDDC P |
| TBT_A_D2R1 | TBTDP_85D | TBTDP_D2R | TBT A D2R1 AUXDDC N |
| TBT_A_AUXCH | DP_85D | | DP TBTPA AUXCH C P |
| TBT_A_AUXCH | DP_85D | | DP TBTPA AUXCH C N |
| TBT_A_AUXCH | DP_85D | | DP TBTPA AUXCH P |
| TBT_A_AUXCH | DP_85D | | DP TBTPA AUXCH N |
| TBT_B_R2D | TBTDP_85D | TBTDP_R2D | TBT B R2D C P<1..0> |
| TBT_B_R2D | TBTDP_85D | TBTDP_R2D | TBT B R2D C N<1..0> |
| TBT_B_R2D | TBTDP_85D | TBTDP_R2D | TBT B R2D P<1..0> |
| TBT_B_R2D | TBTDP_85D | TBTDP_R2D | TBT B R2D N<1..0> |
| DP_B_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPB ML C P<1> |
| DP_B_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPB ML C N<1> |
| DP_B_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPB ML P<1> |
| DP_B_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPB ML N<1> |
| DP_B_LSX_ML | DP_85D | DISPLAYPORT | DP B LSX ML P<1> |
| DP_B_LSX_ML | DP_85D | DISPLAYPORT | DP B LSX ML N<1> |
| DP_TBTPB_ML | DP_85D | DISPLAYPORT | DP TBTPB ML C P<3> |
| DP_TBTPB_ML | DP_85D | DISPLAYPORT | DP TBTPB ML C N<3> |
| DP_TBTPB_ML | DP_85D | DISPLAYPORT | DP TBTPB ML P<3> |
| DP_TBTPB_ML | DP_85D | DISPLAYPORT | DP TBTPB ML N<3> |
| TBT_B_D2R0 | TBTDP_85D | TBTDP_D2R | TBT B D2R C P<0> |
| TBT_B_D2R0 | TBTDP_85D | TBTDP_D2R | TBT B D2R C N<0> |
| TBT_B_D2R0 | TBTDP_85D | TBTDP_D2R | TBT B D2R P<0> |
| TBT_B_D2R0 | TBTDP_85D | TBTDP_D2R | TBT B D2R N<0> |
| TBT_B_D2R1 | TBTDP_85D | TBTDP_D2R | TBT B D2R C P<1> |
| TBT_B_D2R1 | TBTDP_85D | TBTDP_D2R | TBT B D2R C N<1> |
| TBT_B_D2R1 | TBTDP_85D | TBTDP_D2R | TBT B D2R P<1> |
| TBT_B_D2R1 | TBTDP_85D | TBTDP_D2R | TBT B D2R N<1> |
| TBT_B_D2R1 | TBTDP_85D | TBTDP_D2R | TBT B D2R1 AUXDDC P |
| TBT_B_D2R1 | TBTDP_85D | TBTDP_D2R | TBT B D2R1 AUXDDC N |
| TBT_B_AUXCH | DP_85D | | DP TBTPB AUXCH C P |
| TBT_B_AUXCH | DP_85D | | DP TBTPB AUXCH C N |
| TBT_B_AUXCH | DP_85D | | DP TBTPB AUXCH P |
| TBT_B_AUXCH | DP_85D | | DP TBTPB AUXCH N |

Only used on dual-port hosts.

Thunderbolt IC Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | NET_TYPE |
|---------------------------|-------------|-------------|------------------------|
| DP_85D | DP_85D | DISPLAYPORT | DP TBTSRC ML C P<3..0> |
| DP_85D | DP_85D | DISPLAYPORT | DP TBTSRC ML C N<3..0> |
| DP_85D | DP_85D | DISPLAYPORT | DP TBTSRC AUXCH C P |
| DP_85D | DP_85D | DISPLAYPORT | DP TBTSRC AUXCH C N |
| TBT_SPI_CLK | TBT_SPI_45S | TBT_SPI | TBT SPI CLK |
| TBT_SPI_MOSI | TBT_SPI_45S | TBT_SPI | TBT SPI MOSI |
| TBT_SPI_MISO | TBT_SPI_45S | TBT_SPI | TBT SPI MISO |
| TBT_SPI_CS_L | TBT_SPI_45S | TBT_SPI | TBT SPI CS L |

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

Thunderbolt Constraints

Apple Inc.

DRAWING NUMBER: 051-0675 SIZE: D

REVISION: 6.0.0

BRANCH: dvt

PAGE: 115 OF 119

SHEET: 90 OF 94

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

MIPI Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MIPI_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| MIPI_2OTHER | * | =4X_DIELECTRIC | ? | MIPI_2OTHER | TOP,BOTTOM | =6X_DIELECTRIC | ? |
| MIPI_2CLK | * | =6X_DIELECTRIC | ? | MIPI_2CLK | TOP,BOTTOM | =8X_DIELECTRIC | ? |
| MIPICLK_2OTHER | * | =7X_DIELECTRIC | ? | MIPICLK_2OTHER | TOP,BOTTOM | =10X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MIPI_DATA | * | * | MIPI_2OTHER |
| MIPI_DATA | CLK_MIPI | * | MIPI_2CLK |
| CLK_MIPI | * | * | MIPICLK_2OTHER |

Memory Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| S2_MEM_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| S2_MEM_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

Spacing Rule Sets

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| S2_DATA2SELF | * | =2x_DIELECTRIC | ? | S2_DATA2SELF | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_DQS2OWNDATA | * | =2x_DIELECTRIC | ? | S2_DQS2OWNDATA | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_CMD2CMD | * | =2x_DIELECTRIC | ? | S2_CMD2CMD | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_CMD2CTRL | * | =2x_DIELECTRIC | ? | S2_CMD2CTRL | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_CTRL2CTRL | * | =2x_DIELECTRIC | ? | S2_CTRL2CTRL | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_2OTHERMEM | * | =4x_DIELECTRIC | ? | S2_2OTHERMEM | TOP,BOTTOM | =6x_DIELECTRIC | ? |
| S2MEM_2PWR | * | =2x_DIELECTRIC | ? | S2MEM_2PWR | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2MEM_2GND | * | =2x_DIELECTRIC | ? | S2MEM_2GND | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2MEM_2OTHER | * | =6x_DIELECTRIC | ? | S2MEM_2OTHER | TOP,BOTTOM | =10x_DIELECTRIC | ? |

Memory Bus Spacing Group Assignments

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| S2_MEM_DATA* | * | * | S2MEM_2OTHER |
| S2_MEM_DQS* | * | * | S2MEM_2OTHER |
| S2_MEM_CMD | * | * | S2MEM_2OTHER |
| S2_MEM_CTRL | * | * | S2MEM_2OTHER |
| S2_MEM_CLK | * | * | S2MEM_2OTHER |
| S2_MEM_DATA* | =SAME | * | S2_DATA2SELF |
| S2_MEM_CMD | S2_MEM_CMD | * | S2_CMD2CMD |
| S2_MEM_CMD | S2_MEM_CTRL | * | S2_CMD2CTRL |
| S2_MEM_CTRL | S2_MEM_CTRL | * | S2_CTRL2CTRL |
| S2_MEM_* | S2_MEM_* | * | S2_2OTHERMEM |

Memory to Power Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| S2_MEM_PWR | S2_MEM_* | * | S2MEM_2PWR |
| S2_MEM_PWR | * | * | DEFAULT |

Memory to GND Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| GND | S2_MEM_* | * | S2MEM_2GND |

Camera Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | NET_TYPE |
|---------------------------|------------|--------------|-----------------------|
| S2_MEM_CLK | S2_MEM_85D | S2_MEM_CLK | MEM CAM CLK P |
| S2_MEM_CLK | S2_MEM_85D | S2_MEM_CLK | MEM CAM CLK N |
| S2_MEM_CNTRL | S2_MEM_45S | S2_MEM_CTRL | MEM CAM CKE |
| S2_MEM_CNTRL | S2_MEM_45S | S2_MEM_CTRL | MEM CAM CS L |
| S2_MEM_CNTRL | S2_MEM_45S | S2_MEM_CTRL | MEM CAM ODT |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CTRL | MEM CAM CAS L |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CTRL | MEM CAM RAS L |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CMD | MEM CAM WE L |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CMD | MEM CAM BA<0> |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CMD | MEM CAM BA<1> |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CMD | MEM CAM BA<2> |
| S2_MEM_DQS0 | S2_MEM_85D | S2_MEM_DQS0 | MEM CAM DQS P<0> |
| S2_MEM_DQS0 | S2_MEM_85D | S2_MEM_DQS0 | MEM CAM DQS N<0> |
| S2_MEM_DQS1 | S2_MEM_85D | S2_MEM_DQS1 | MEM CAM DQS P<1> |
| S2_MEM_DQS1 | S2_MEM_85D | S2_MEM_DQS1 | MEM CAM DQS N<1> |
| S2_MEM_DATA_0 | S2_MEM_45S | S2_MEM_DATA0 | MEM CAM DM<0> |
| S2_MEM_DATA_1 | S2_MEM_45S | S2_MEM_DATA1 | MEM CAM DM<1> |
| S2_MEM_A | S2_MEM_45S | S2_MEM_CMD | MEM CAM A<14..0> |
| S2_MEM_DATA_0 | S2_MEM_45S | S2_MEM_DATA0 | MEM CAM DO<7..0> |
| S2_MEM_DATA_1 | S2_MEM_45S | S2_MEM_DATA1 | MEM CAM DO<15..8> |
| MIPI_DATA_S2 | MIPI_85D | MIPI_DATA | MIPI DATA P |
| MIPI_DATA_S2 | MIPI_85D | MIPI_DATA | MIPI DATA N |
| MIPI_DATA_S2 | MIPI_85D | MIPI_DATA | MIPI DATA CONN P |
| MIPI_DATA_S2 | MIPI_85D | MIPI_DATA | MIPI DATA CONN N |
| MIPI_CLK_S2 | MIPI_85D | CLK_MIPI | MIPI CLK P |
| MIPI_CLK_S2 | MIPI_85D | CLK_MIPI | MIPI CLK N |
| MIPI_CLK_S2 | MIPI_85D | CLK_MIPI | MIPI CLK CONN P |
| MIPI_CLK_S2 | MIPI_85D | CLK_MIPI | MIPI CLK CONN N |
| S2_MEM_PWR | S2_MEM_PWR | | P1V35 CAM |
| S2_MEM_PWR | S2_MEM_PWR | | P0V675 CAM VREF |
| S2_MEM_PWR | S2_MEM_PWR | | P0V675 MEM CAM VREFCA |
| S2_MEM_PWR | S2_MEM_PWR | | P0V675 MEM CAM VREFDO |

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

Camera Constraints

Apple Inc.

DRAWING NUMBER: 051-0675

REVISION: 6.0.0

BRANCH: dvt

PAGE: 116 OF 119

SHEET: 91 OF 94


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SMC SMBus Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|----------|---------|--------------------|----------|
| | PHYSICAL | SPACING | | |
| SMBUS_SMC_2_S3_SCL | SMB_45S | SMB | SMBUS_SMC_2_S3_SCL | 40 43 |
| SMBUS_SMC_2_S3_SDA | SMB_45S | SMB | SMBUS_SMC_2_S3_SDA | 40 43 |
| SMBUS_SMC_1_S0_SCL | SMB_45S | SMB | SMBUS_SMC_1_S0_SCL | 40 43 |
| SMBUS_SMC_1_S0_SDA | SMB_45S | SMB | SMBUS_SMC_1_S0_SDA | 40 43 |
| SMBUS_SMC_0_S0_SCL | SMB_45S | SMB | SMBUS_SMC_0_S0_SCL | 40 43 |
| SMBUS_SMC_0_S0_SDA | SMB_45S | SMB | SMBUS_SMC_0_S0_SDA | 40 43 |
| SMBUS_SMC_5_SCL | SMB_45S | SMB | SMBUS_SMC_5_G3_SCL | 40 43 83 |
| SMBUS_SMC_5_SDA | SMB_45S | SMB | SMBUS_SMC_5_G3_SDA | 40 43 83 |
| SMBUS_SMC_3_SCL | SMB_45S | SMB | SMBUS_SMC_3_SCL | 40 42 |
| SMBUS_SMC_3_SDA | SMB_45S | SMB | SMBUS_SMC_3_SDA | 40 42 |

SMBus Charger Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|---------------|---------|------------|----|
| | PHYSICAL | SPACING | | |
| CHGR_CSI | 1T01_DIEPPAIR | | CHGR_CSI_P | 56 |
| | 1T01_DIEPPAIR | | CHGR_CSI_N | 56 |
| CHGR_CSO | 1T01_DIEPPAIR | | CHGR_CSO_P | 56 |
| | 1T01_DIEPPAIR | | CHGR_CSO_N | 56 |

| | | | |
|--|--|----------------------|------------|
| SYNC_MASTER=CLEAN_J45 | | SYNC_DATE=04/26/2013 | |
| SMC Constraints | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-0675 |
| | | REVISION | 6.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | dvt |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | PAGE | 117 OF 119 |
| | | SHEET | 92 OF 94 |

GDDR5 Frame Buffer Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR5_45R50SE, GDDR5_45SE, and GDDR5_80D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR5_CLK, GDDR5_CMD, GDDR5_DATA, and GDDR5_EDC.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR5_CLK, GDDR5_CMD, GDDR5_DATA, and GDDR5_EDC.

GDDR5 FB A Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various signal nets like FB_A0_CLK, FB_A0_CMD, FB_A0_EDC, etc.

GDDR5 FB B Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various signal nets like FB_B0_CLK, FB_B0_CMD, FB_B0_EDC, etc.

MUXGFX & DP AUX MUX NET PROPERTIES

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various signal nets like DP_85D, DP_INT_ML, DP_INT_AUXCH, etc.

Kepler Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various signal nets like GPU_CLK27M, GPU_OSC_27M_XTALIN, etc.

GPU (Kepler) Constraints header with Apple logo, drawing number 051-0675, revision 6.0.0, and a notice of proprietary property.