

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J44 MLB-4GB SCHEMATIC

08/20/2013

| | | | |
|-------|-------|-------------------------|-----------------|
| REV | ECN | DESCRIPTION OF REVISION | CK APPD DATE |
| <REV> | <ECN> | <ECO_DESCRIPTION> | <ECODATE> |

| Page | (.csa) | Contents | Sync | Date |
|------|--------|----------------------------|---------------|------------|
| 1 | 1 | Table of Contents | D2_KEPLER | 01/13/2012 |
| 2 | 2 | BOM Configuration | J44 | 08/20/2013 |
| 3 | 3 | BOM Configuration | J44 | 01/03/2013 |
| 4 | 4 | PD Parts | J44 | 08/12/2013 |
| 5 | 5 | CPU GFX/NCTF/RSVD | J44 | 08/12/2013 |
| 6 | 6 | CPU Misc/JTAG/CFG/RSVD | J44 | 08/12/2013 |
| 7 | 7 | CPU DDR3/LPDDR3 Interfaces | J44 | 08/12/2013 |
| 8 | 8 | CPU/PCH POWER | J44 | 08/12/2013 |
| 9 | 9 | CPU/PCH GROUNDS | J44 | 08/12/2013 |
| 10 | 10 | CPU Decoupling | J44 | 08/12/2013 |
| 11 | 12 | PCH Decoupling | J44 | 08/12/2013 |
| 12 | 13 | PCH Audio/JTAG/SATA/CLK | J44 | 08/12/2013 |
| 13 | 14 | PCH PM/PCI/GFX | J44 | 08/12/2013 |
| 14 | 15 | PCH PCIe/USB/LPC/SPI/SMBus | J44 | 08/12/2013 |
| 15 | 16 | PCH GPIO/MISC/LPIO | J44 | 08/12/2013 |
| 16 | 18 | CPU/PCH Merged XDP | J44 | 08/12/2013 |
| 17 | 19 | Chipset Support | J44 | 08/12/2013 |
| 18 | 20 | Project Chipset Support | J44 | 08/12/2013 |
| 19 | 22 | DDR3 VREF MARGINING | J44 | 08/12/2013 |
| 20 | 23 | DDR3 SDRAM Bank A (Rank 0) | MASTER | MASTER |
| 21 | 25 | DDR3 SDRAM BANK B (RANK 0) | MASTER | MASTER |
| 22 | 27 | DDR3 Termination | J44_YONAS-4GB | 04/02/2013 |
| 23 | 28 | Thunderbolt Host (1 of 2) | J44 | 08/12/2013 |
| 24 | 29 | Thunderbolt Host (2 of 2) | J44 | 08/12/2013 |
| 25 | 30 | Thunderbolt Mobile Support | J44 | 08/12/2013 |
| 26 | 32 | Thunderbolt Connector A | J44 | 08/12/2013 |
| 27 | 33 | Thunderbolt Connector B | J44 | 08/12/2013 |
| 28 | 34 | DDC Crossbar | J44 | 08/12/2013 |
| 29 | 35 | WIRELESS SUPPORT | J44 | 08/12/2013 |
| 30 | 37 | SSD Connector | J44 | 08/12/2013 |
| 31 | 39 | Camera 1 of 2 | J44 | 08/12/2013 |
| 32 | 40 | Camera 2 of 2 | J44 | 08/12/2013 |
| 33 | 46 | External A USB3 Connector | J44 | 08/12/2013 |
| 34 | 48 | KEYBOARD/TRACKPAD (1 OF 2) | J44 | 08/12/2013 |
| 35 | 49 | KEYBOARD/TRACKPAD (2 OF 2) | J44 | 08/12/2013 |
| 36 | 50 | SMC | J44 | 08/12/2013 |
| 37 | 51 | SMC Shared Support | J44 | 08/12/2013 |
| 38 | 52 | SMC Project Support | J44 | 08/12/2013 |
| 39 | 53 | SMBus Connections | J44 | 08/12/2013 |
| 40 | 54 | Power Sensors: High Side | J44 | 08/12/2013 |
| 41 | 55 | Power Sensors: Load Side | J44 | 08/12/2013 |
| 42 | 56 | Power Sensors: Extended | J44 | 08/12/2013 |
| 43 | 58 | Thermal Sensors | J44 | 08/12/2013 |
| 44 | 60 | Fan | J44 | 08/12/2013 |
| 45 | 61 | LPC+SPI Debug Connector | J44 | 08/12/2013 |

| Page | (.csa) | Contents | Sync | Date |
|------|--------|-------------------------------|--------|------------|
| 46 | 62 | AUDIO:CODEC, ANALOG | J44 | 08/12/2013 |
| 47 | 63 | AUDIO:CODEC, DIGITAL | J44 | 08/12/2013 |
| 48 | 64 | AUDIO: SPEAKER AMP | J44 | 08/12/2013 |
| 49 | 65 | AUDIO: JACK | J44 | 08/12/2013 |
| 50 | 66 | AUDIO: JACK TRANSLATORS | J44 | 08/12/2013 |
| 51 | 70 | DC-In & Battery Connectors | J44 | 08/12/2013 |
| 52 | 71 | PBus Supply & Battery Charger | J44 | 08/12/2013 |
| 53 | 72 | CPU VR12.6 VCC Regulator IC | J44 | 08/12/2013 |
| 54 | 73 | CPU VR12.5 VCC Power Stage | J44 | 08/12/2013 |
| 55 | 74 | 1.35V DDR3 SUPPLY | J44 | 08/12/2013 |
| 56 | 75 | 5V / 3.3V Power Supply | J44 | 08/12/2013 |
| 57 | 76 | 1.05V S0 Power Supply | J44 | 08/12/2013 |
| 58 | 77 | LCD AND KBD BKLT DRIVER | J44 | 08/12/2013 |
| 59 | 78 | Misc Power Supplies | J44 | 08/12/2013 |
| 60 | 80 | Power FETs | J44 | 08/12/2013 |
| 61 | 81 | Power Control | J44 | 08/12/2013 |
| 62 | 83 | eDP Display Connector | J44 | 08/12/2013 |
| 63 | 95 | RIO Connector | J44 | 08/12/2013 |
| 64 | 97 | Display Mux: HDMI vs DP | J44 | 08/12/2013 |
| 65 | 100 | Power Aliases | J44 | 08/12/2013 |
| 66 | 102 | Signal Aliases | MASTER | MASTER |
| 67 | 103 | Memory Bit/Byte Swizzle | J44 | 01/03/2013 |
| 68 | 104 | Functional / ICT Test | J44 | 08/12/2013 |
| 69 | 110 | PCB Rule Definitions | J44 | 08/12/2013 |
| 70 | 111 | CPU & PCIe Constraints | J44 | 08/12/2013 |
| 71 | 112 | USB Constraints | J44 | 08/12/2013 |
| 72 | 113 | PCH Constraints | J44 | 08/12/2013 |
| 73 | 114 | Memory Constraints | J44 | 01/03/2013 |
| 74 | 115 | TBT,DP,HDMI Constraints | J44 | 08/12/2013 |
| 75 | 116 | Camera Constraints | J44 | 08/12/2013 |
| 76 | 117 | SMC Constraints | J44 | 08/12/2013 |
| 77 | 118 | Project Specific Constraints | J44 | 08/12/2013 |
| 78 | 120 | Reference | J44 | 08/12/2013 |

ALIASES RESOLVED

Schematic / PCB #'s

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------|---------------|----------|------------|
| 051-0052 | 1 | SCHEM,MLB-4GB,J44 | SCH | CRITICAL | |
| 820-3536 | 1 | PCBF,MLB-4GB,J44 | PCB | CRITICAL | |

| | | | |
|---|--|-----------------------------|--------------------|
| DRAWING TITLE <PART_DESCRIPTION> | | DRAWING NUMBER <SCH_NUM> | SIZE D |
| Apple Inc. | | REVISION <E4LABEL> | BRANCH <BRANCH> |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |
| | | PAGE 1 OF 120 | SHEET 1 OF 78 |

BOM Groups

| BOM GROUP | BOM OPTIONS |
|---------------|---|
| J44_COMMON | ALTERNATE , COMMON , J44_COMMON1 , J44_COMMON2 , J44_COMMON3 , J44_COMMON4 , J44_PROGPARTS |
| J44_COMMON1 | TBTHV:P15V, SKIP_5V3V3:AUDIBLE, SPI:DUAL_IO |
| J44_COMMON2 | EDP, EDP_LS_CAP, CAMERA_3V3:S0, CAM_WAKE:NO, CAM_XTAL:NO, MEM_ODT:PU, VCORE_FETS |
| J44_COMMON3 | XDP, LPCPLUS, BKLT:PROD, CPUTHRM:ALRT, LOADRC:NO, OTHERRC:NO, DDRRC:NO, TBTRC:NO, BMONRC:NO |
| J44_PROGPARTS | SMC_PROG:PVT, BOOTROM:PVT, TBTRM:PVT, TPAD_PSOC:PROG |
| ENGISNS | LOADISNS, OTHERISNS, DDRISNS, TBTISNS, BMONISNS |

Programmables (All Builds)

TBT

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--------------------------------|---------------|----------|------------|
| 341S3918 | 1 | EPROM,FALCON RIDGE (V13.7) J44 | U2890 | CRITICAL | TBTROM:PVT |

SMC

| | | | | | |
|----------|---|---------------------------------|-------|----------|--------------|
| 341S3922 | 1 | IC,SMC-B1,EXT(V2.16F39),PVT,J44 | U5000 | CRITICAL | SMC_PROG:PVT |
|----------|---|---------------------------------|-------|----------|--------------|

Module Parts

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|----------------|
| 337S4596 | 1 | HSWULT,SR18A,PRQ,CO,2.4,28W,2+3,3M,BGA | U0500 | CRITICAL | CPU_HSW:2.4G |
| 337S4597 | 1 | HSWULT,SR189,PRQ,CO,2.6,28W,2+3,3M,BGA | U0500 | CRITICAL | CPU_HSW:2.6G |
| 337S4598 | 1 | HSWULT,SR188,PRQ,CO,2.8,28W,2+3,4M,BGA | U0500 | CRITICAL | CPU_HSW:2.8G |
| 338S1247 | 1 | IC,TBT,FR-4C,A0,PRQ,CIO,SR1JC,FCBGA288 | U2800 | CRITICAL | |
| 338S1186 | 1 | IC,BCML5700A2,S2 PCIE CAMERA PROCESSOR | U3900 | CRITICAL | |
| 376S1194 | 2 | MOSFET,N-CH,30V,15.3A,12M,8P 3.3X3.3 DFN | Q7310,Q7320 | CRITICAL | VCORE_FET:VSHY |
| 376S1193 | 2 | MOSFET,N-CH,30V,22A,6.0M,8P 3.3X3.3 DFN | Q7311,Q7321 | CRITICAL | VCORE_FET:VSHY |
| 376S0964 | 2 | MOSFET,N-CH,25V,30A,9.6M,8P 3.3X3.3 DFN | Q7310,Q7320 | CRITICAL | VCORE_FET:REN |
| 376S1104 | 2 | MOSFET,N-CH,25V,30A,6.1M,8P 3.3X3.3 DFN | Q7311,Q7321 | CRITICAL | VCORE_FET:REN |

EFI ROM

| | | | | | |
|----------|---|----------------------------|-------|----------|-------------|
| 341S3924 | 1 | IC,EFI ROM (V0116),PVT,J44 | U6100 | CRITICAL | BOOTROM:PVT |
|----------|---|----------------------------|-------|----------|-------------|


PSOC

| | | | | | |
|----------|---|--------------------------------------|-------|----------|----------------|
| 341S3862 | 1 | IC,TRKPD/KYBD PSOC,CU ONLY(V224) J44 | U4801 | CRITICAL | TPAD_PSOC:PROG |
|----------|---|--------------------------------------|-------|----------|----------------|

Alternate Parts

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|--------------------------------|
| 376S1053 | 376S0604 | | ALL | Diodes alt to Fairchild |
| 128S0311 | 128S0329 | | ALL | NEC alt to Sanyo |
| 138S0739 | 138S0706 | | ALL | Samsung alt to Murata |
| 197S0481 | 197S0480 | | ALL | Epson alt to NDK |
| 152S0461 | 152S1645 | | ALL | Cyntec alt to Vishay |
| 376S1080 | 376S0820 | | ALL | Diodes alt to On Semi |
| 155S0667 | 155S0583 | | ALL | Panasonic alt to TDK |
| 138S0725 | 138S0724 | | ALL | Samsung alt to Murata |
| 376S1032 | 376S0855 | | ALL | Toshiba alt for Diodes Dual |
| 376S1129 | 376S0855 | | ALL | NXP Alt for Diodes Dual |
| 376S1089 | 376S1128 | | ALL | NXP Alt for Diodes Single |
| 353S3452 | 353S1286 | | ALL | Maxim alt to Microchip |
| 376S1180 | 376S0761 | | ALL | Renesas alt to Vishay |
| 128S0364 | 128S0264 | | ALL | Sanyo 2nd Factory alt |
| 107S0254 | 107S0241 | | ALL | Cyntec alt to TFT |
| 138S0843 | 138S0674 | | ALL | Samsung alt to Murata (BKLT) |
| 138S0803 | 138S0639 | | ALL | Samsung alt to Murata (BKLT) |
| 138S0846 | 138S0811 | | ALL | Samsung alt to Murata (BKLT) |
| 197S0542 | 197S0544 | | ALL | NDK alt to TXC |
| 197S0545 | 197S0544 | | ALL | Epson alt to TXC |
| 152S1876 | 152S1804 | | ALL | TDK alt to Toko |
| 107S0255 | 107S0240 | | ALL | Cyntec alt to TFT |
| 107S0250 | 107S0248 | | ALL | Cyntec alt to TFT |
| 127S0164 | 127S0162 | | ALL | Rohm alt to Vishay |
| 353S4070 | 353S4069 | | ALL | Pericom alt to TI DP Mux U9750 |
| 353S4068 | 353S4069 | | ALL | NXP alt to TI DP Mux U9750 |
| 353S3814 | 353S3812 | | ALL | TI alt to NXP |
| 311S0649 | 311S0541 | | ALL | ONsemi alt to Toshiba |
| 128S0436 | 128S0392 | | ALL | Kemet alt to Sanyo |

SYMC MASTER:J44 SYMC DATE:08/20/2011

Apple Inc. 

BOM Configuration

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 2 OF 120
 SHEET: 2 OF 78

BOM Variants

| BOM NUMBER | BOM NAME | BOM OPTIONS |
|------------|----------------------------------|--|
| 685-0054 | COMMON,MLB-4GB,J44 | J44_COMMON |
| 985-0053 | DEV,MLB-4GB,J44 | XDP_CONN |
| 639-4878 | PCBA,MLB-4GB,2.4G,4GB-HYNIX,J44 | BASE_BOM,CPU_HSW:2.4G,RAM_4G_HYNIX_H,CAMDRAM:HYNIX_H |
| 639-4879 | PCBA,MLB-4GB,2.4G,4GB-ELPIDA,J44 | BASE_BOM,CPU_HSW:2.4G,RAM_4G-ELPIDA,CAMDRAM:ELPIDA |
| 639-4880 | PCBA,MLB-4GB,2.4G,4GB-MICRON,J44 | BASE_BOM,CPU_HSW:2.4G,RAM_4G-MICRON,CAMDRAM:MICRON |
| 639-5272 | PCBA,MLB-4GB,2.6G,4GB-HYNIX,J44 | BASE_BOM,CPU_HSW:2.6G,RAM_4G_HYNIX_H,CAMDRAM:HYNIX_H |
| 639-5273 | PCBA,MLB-4GB,2.6G,4GB-ELPIDA,J44 | BASE_BOM,CPU_HSW:2.6G,RAM_4G-ELPIDA,CAMDRAM:ELPIDA |
| 639-5274 | PCBA,MLB-4GB,2.6G,4GB-MICRON,J44 | BASE_BOM,CPU_HSW:2.6G,RAM_4G-MICRON,CAMDRAM:MICRON |
| 639-5275 | PCBA,MLB-4GB,2.8G,4GB-HYNIX,J44 | BASE_BOM,CPU_HSW:2.8G,RAM_4G_HYNIX_H,CAMDRAM:HYNIX_H |
| 639-5276 | PCBA,MLB-4GB,2.8G,4GB-ELPIDA,J44 | BASE_BOM,CPU_HSW:2.8G,RAM_4G-ELPIDA,CAMDRAM:ELPIDA |
| 639-5277 | PCBA,MLB-4GB,2.8G,4GB-MICRON,J44 | BASE_BOM,CPU_HSW:2.8G,RAM_4G-MICRON,CAMDRAM:MICRON |
| 685-0074 | VCORE,FET,VSHY,J44 | VCORE_FET:VSHY |
| 685-0075 | VCORE,FET,REN,J44 | VCORE_FET:REN |

DEVELOPMENT/BASE BOM

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--------------------|---------------|----------|------------|
| 685-0054 | 1 | J44 MLB COMMON BOM | BASE | CRITICAL | BASE_BOM |
| 985-0053 | 1 | J44 MLB DEVEL BOM | DEVEL | CRITICAL | DEVEL_BOM |

SUB-BOMS

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--------------------|---------------|----------|------------|
| 685-0074 | 1 | VCORE,FET,VSHY,J44 | VCOREFETS | CRITICAL | VCORE_FETS |

Alternate Parts

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|---------------------|
| 685-0075 | 685-0074 | | ALL | RENDSAS ALT TO VSHY |

DRAM PARTS

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---|---------------|----------|-----------------|
| 333S0704 | 8 | 1C,SDRAM,4GBIT,256MX16,DDR3-1600,P,DIE,96FBGA | U4000 | CRITICAL | 4G-ELPIDA |
| 333S0700 | 8 | 1C,SDRAM,4GBIT,256MX16,DDR3-1600,HUMA,96FBGA | U4000 | CRITICAL | 4G_HYNIX_H |
| 333S0698 | 8 | 1C,SDRAM,4GBIT,256MX16,DDR3-1600,REV E,96FBGA | U4000 | CRITICAL | 4G-MICRON |
| 333S0715 | 8 | 1C,SDRAM,4GBIT,256MX16,DDR3-1866,P,DIE,96FBGA | U4000 | CRITICAL | 4G-ELPIDA_1866 |
| 333S0717 | 8 | 1C,SDRAM,4GBIT,256MX16,DDR3-1866,HUMA,96FBGA | U4000 | CRITICAL | 4G_HYNIX_H_1866 |
| 333S0720 | 8 | 1C,SDRAM,4GBIT,256MX16,DDR3-1866,REV E,96FBGA | U4000 | CRITICAL | 4G-MICRON_1866 |

DRAM SPD Straps

| BOM GROUP | BOM OPTIONS |
|---------------------|--|
| RAM_4G-ELPIDA | 4G-ELPIDA, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L, PPDDR:1V35 |
| RAM_4G-HYNIX_H | 4G-HYNIX_H, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H, PPDDR:1V35 |
| RAM_4G-MICRON | 4G-MICRON, RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L, PPDDR:1V35 |
| RAM_4G-ELPIDA_1866 | 4G-ELPIDA_1866, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L, PPDDR:1V5 |
| RAM_4G-HYNIX_H_1866 | 4G-HYNIX_H_1866, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H, PPDDR:1V5 |
| RAM_4G-MICRON_1866 | 4G-MICRON_1866, RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L, PPDDR:1V5 |

NOTE: 1866 PARTS BEING STRAPPED TO RUN AT 1600

13" MBP VARIABLE BOM GROUPS

| BOM GROUP | BOM OPTIONS |
|-------------|--------------|
| J44_COMMON4 | SMCBOARDID:8 |

DRAM SPD Straps

| BOM GROUP | BOM OPTIONS |
|-----------------|----------------------|
| CAMDRAM:HYNIX_H | CAMDRAM_TYPE:HYNIX_H |
| CAMDRAM:ELPIDA | CAMDRAM_TYPE:ELPIDA |
| CAMDRAM:MICRON | CAMDRAM_TYPE:MICRON |

DRAM Parts

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|----------------------|
| 333S0700 | 1 | 1C,SDRAM,4GBIT,DDR3L-1600,HUMA,96B FBGA | U4000 | CRITICAL | CAMDRAM_TYPE:HYNIX_H |
| 333S0704 | 1 | 1C,SDRAM,4GBIT,DDR3L-1600,DIE P,96B FBGA | U4000 | CRITICAL | CAMDRAM_TYPE:ELPIDA |
| 333S0698 | 1 | 1C,SDRAM,4GBIT,DDR3L-1600,REV E,96B FBGA | U4000 | CRITICAL | CAMDRAM_TYPE:MICRON |

SYNC MASTER=J44 SYNC DATE=01/03/2013


BOM Configuration

Apple Inc.


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 3 OF 120
 SHEET: 3 OF 78

Shield Cans



Mounting Holes & Slots



ABOVE GUMSTICK CARD IN MIDDLE OF BOARD
(998-1195)

SNOWMAN-SHAPED SLOT AT LEFT OF MEMORY BANK
(998-5879)

SNOWMAN-SHAPED SLOT AT RIGHT OF MEMORY BANK
(998-5879)


Upper TBT can Ground slot
(862-0118)

Lower TBT can Ground slot
(862-0118)


USB can Ground slot
(998-3975)

USB can Ground slot
(998-3975)


Rubber Mount Standoffs (860-1448)




THERMAL MODULE STANDOFF (860-1645)




SSD STANDOFF (806-5375)




FAN STANDOFF (806-5376)




POGO PINS (870-2451)
SH0435 & SH0436 removed.



RIO FLEX BRACKET BOSSES (860-2354)



| | | | |
|---|--|----------------------|----------|
| SYNC MASTER=J44 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| PD Parts | | DRAWING NUMBER | SIZE |
| Apple Inc. | | <SCH_NUM> | D |
| NOTICE OF PROPRIETARY PROPERTY: | | REVISION | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <E4LABEL> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | BRANCH | <BRANCH> |
| II NOT TO REPRODUCE OR COPY IT | | PAGE | 4 OF 120 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | SHEET | 4 OF 78 |
| IV ALL RIGHTS RESERVED | | | |




DDI Port Assignments:

TBT Sink 0

TBT Sink 1
(MUXed with HDMI if necessary)

CRITICAL OMIT_TABLE



eDP Port Assignment:

Internal panel



PPVCOMP S0 CPU

R0530
24.9
1/20W
2.01


MCP Daisy-Chain Strategy:

Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.

CRITICAL OMIT_TABLE




CRITICAL OMIT_TABLE



| | | | |
|---|--|----------------------|--|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| CPU GFX/NCTF/RSVD | | | |
| DRAWING NUMBER | | SIZE | |
| <SCH_NUM> | | D | |
| REVISION | | <E4LABEL> | |
| BRANCH | | <BRANCH> | |
| PAGE | | 5 OF 120 | |
| SHEET | | 5 OF 78 | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |

D

D




C

C

B


B

| | | |
|----------------------------------|----------------------|-------------------------------|
| CFG<10>:SAFE MODE BOOT | 1 = NORMAL OPERATION | 0 = POWER FEATURES NOT ACTIVE |
| CFG<9>:NO SVID-CAPABLE VR | 1 = VR SUPPORTS SVID | 0 = VR DOES NOT SUPPORT SVID |
| CFG<8>:ALLOW NOA ON LOCKED UNITS | 1 = NORMAL OPERATION | 0 = NOA ALWAYS UNLOCKED |
| CFG<4>:EDP ENABLE/DISABLE | 1 = DISABLED | 0 = ENABLED |
| CFG<1>:PCH-LESS MODE | 1 = NORMAL OPERATION | 0 = PCH-LESS MODE |
| CFG<0>:RESET SEQUENCE STALL | 1 = NORMAL OPERATION | 0 = STALL AFTER PCU PLL LOCK |



A

A



SYNC MASTER=144 SYNC DATE=08/12/2013

PAGE TITLE

CPU Misc/JTAG/CFG/RSVD

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D


REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 6 OF 120

SHEET 6 OF 78

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



| | | | |
|---|--|----------------------|----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| CPU DDR3/LPDDR3 Interfaces | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | <BRANCH> |
| | | PAGE | 7 OF 120 |
| | | SHEET | 7 OF 78 |
| | | | |

HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

D

C

B


A

D


C

B

A



| | | | |
|---|--|----------------------|----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| CPU/PCH POWER | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | <BRANCH> |
| | | PAGE | 8 OF 120 |
| | | SHEET | 8 OF 78 |
| | | | |




| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| CPU/PCH GROUNDS | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | <E4LABEL> |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | <BRANCH> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 9 OF 120 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 9 OF 78 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
 Apple implementation : 18x 22uF 0603 stuff, 80x 22uF 0603 nostuff


68 65 54 42 8_PPVCC_S0_CPU



CPU VDDQ DECOUPLING


Intel recommendation (Table 5-4): 2x 2.2uF 0402, 6x 10uF 0603
 Apple implementation : 2x 2.2uF 0402, 6x 10uF 0402

73 65 41 8_PP1V35_S3_CPVDDR




CPU VCC Decoupling

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| CPU Decoupling | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 10 OF 120 |
| | | SHEET | 10 OF 78 |




LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.




| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| PCH Decoupling | | DRAWING NUMBER | SIZE |
| Apple Inc. | | <SCH_NUM> | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | <E4LABEL> |
| | | BRANCH | <BRANCH> |
| | | PAGE | 12 OF 120 |
| | | SHEET | 11 OF 78 |



SLP_S0# Isolation



SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0.



SYNC_MASTER=J44 SYNC_DATE=08/12/2013

PCH PM/PCI/GFX

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>


PAGE: 14 OF 120

SHEET: 13 OF 78


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



| | | | |
|---|--|----------------------|--|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| PCH PCIe/USB/LPC/SPI/SMBus | | | |
| DRAWING NUMBER | | SIZE | |
| <SCH_NUM> | | D | |
| REVISION | | BRANCH | |
| <E4LABEL> | | <BRANCH> | |
| NOTICE OF PROPRIETARY PROPERTY: | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |
| PAGE | | SHEET | |
| 15 OF 120 | | 14 OF 78 | |



| BOM GROUP | BOM OPTIONS |
|-------------|--|
| RAMCFG_SLOT | RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H |



CRITICAL OMIT TABLE

| U0500 HASWELL-ULT | GPIO | FUNCTION |
|-----------------------------|------|---------------------------|
| 2C+CT2 BGA-TSP SYM 10 OF 19 | P1 | XDP_PCH_GPIO76 |
| BMBUSY*/GPIO76 | AU2 | XDP_MLB_RAMCFG0 |
| LAN_PHY_PWR_CTRL/GPIO12 | AM7 | HDMITBTMUX_SEL_TBT |
| GPIO15 (IPD-RSMRST#) | AD6 | MEM_VDD_SEL_IV5_L |
| GPIO16 | Y1 | XDP_LPCPLUS_GPIO |
| GPIO17 | T3 | XDP_PCH_GPIO17 |
| GPIO24 | AD5 | SD_RESET_L |
| GPIO27 (IPD-DeepSx) | AN5 | SMC_WAKE_SCI_L |
| GPIO28 | AD7 | TPAD_SPI_INT_L |
| GPIO26 | AN3 | TPAD_USB_IF_EN |
| GPIO56 | AG6 | SSD_PWR_EN |
| GPIO57 | AP1 | PCH_TBT_PCIE_RESET_L |
| GPIO58 | AL4 | HDD_PWR_EN |
| GPIO59 | AT5 | XDP_SDCONN_STATE_CHANGE_L |
| GPIO44 | AK4 | SD_PWR_EN |
| GPIO47 | AB6 | TBT_PWR_EN |
| GPIO48 | U4 | XDP_JTAG_ISP_TCK |
| GPIO49 | Y3 | XDP_JTAG_ISP_TDI |
| GPIO50 | P3 | JTAG_TBT_TMS_PCH |
| HSIOPC/GPIO71 | Y2 | PCH_HSIO_PWR_EN |
| GPIO13 | AT3 | TPAD_SPI_IF_EN |
| GPIO14 | AH4 | XDP_MLB_RAMCFG3 |
| GPIO25 | AM4 | SPIROM_USE_MLB |
| GPIO45 | AG5 | CAMERA_PWR_EN_PCH |
| GPIO46 | AG3 | FW_PWR_EN |
| GPIO9 | AM3 | XDP_MLB_RAMCFG1 |
| GPIO10 | AM2 | XDP_MLB_RAMCFG2 |
| DEVSLP0*/GPIO33 | P2 | SSD_DEVS_L |
| SDIO_POWER_EN/GPIO70 | C4 | AP_SOIX_WAKE_SEL |
| DEVSLP1*/GPIO38 | L2 | SSD_RESET_L |
| DEVSLP2*/GPIO39 | N5 | FW_PME_L |
| SPKR/GPIO81 (IPD-PLTRST#) | V2 | PCH_TCO_TIMER_DISABLE |


| GPIO/MISC | FUNCTION |
|------------------------------------|-----------------------|
| THRMRTRIP* D60 | PM_THRMTRIP_L |
| RCIN*/GPIO82 V4 | TBT_CIO_PLUG_EVENT_L |
| SERIRQ* T4 | LPC_SERIRO |
| PCH_OPI_COMP AW15 | PCH_OPI_COMP |
| RSVD AF20 | XNC |
| RSVD AB21 | XNC |
| GPIO0_CS*/GPIO83 R6 | PCH_GSPI0_CS_L |
| GPIO0_CLK/GPIO84 L6 | PCH_GSPI0_CLK |
| GPIO0_MISO/GPIO85 N6 | PCH_GSPI0_MISO |
| GPIO0_MOSI/GPIO86 (IPD-PLTRST#) L8 | PCH_GSPI0_MOSI |
| GPIO1_CS*/GPIO87 R7 | TPAD_SPI_CS_L |
| GPIO1_CLK/GPIO88 L5 | TPAD_SPI_CLK |
| GPIO1_MISO/GPIO89 N7 | TPAD_SPI_MISO |
| GPIO1_MOSI/GPIO90 K2 | TPAD_SPI_MOSI |
| UART0_RXD/GPIO91 J1 | AP_SOIX_WAKE_L |
| UART0_TXD/GPIO92 K3 | HDMITBTMUX_FLAG_L |
| UART0_RTS*/GPIO93 J2 | JTAG_ISP_TDO |
| UART0_CTS*/GPIO94 G1 | AP_RESET_L |
| UART1_RXD/GPIO0 K4 | PCH_UART1_RXD |
| UART1_TXD/GPIO1 G2 | PCH_UART1_TXD |
| UART1_RST*/GPIO2 J3 | PCH_UART1_RTS_L |
| UART1_CTS*/GPIO3 J4 | PCH_UART1_CTS_L |
| I2C0_SDA/GPIO4 F2 | PCH_I2C0_SDA |
| I2C0_SCL/GPIO5 F3 | PCH_I2C0_SCL |
| I2C1_SDA/GPIO6 G4 | PCH_I2C1_SDA |
| I2C1_SCL/GPIO7 F1 | PCH_I2C1_SCL |
| SDIO_CLK/GPIO64 E3 | TBT_POC_RESET_L |
| SDIO_CMD/GPIO65 F4 | BT_PWRST_L |
| SDIO_D0/GPIO66 (IPD-PLTRST#) D3 | PCH_STRP_TOPBLK_SWP_L |
| SDIO_D1/GPIO67 E4 | ENET_MEDIA_SENSE |
| SDIO_D2/GPIO68 C3 | LCD_IRO_L |
| SDIO_D3/GPIO69 E2 | LCD_PSR_EN |

Pull-up/down on chipset support page (depends on TBT controller)
 Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
 Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).

Pull-up on TBT page
 Requires connection to SMC via 1K series R



R1616 should also be stuffed if platform does not use SD card



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J44 | | SYNC DATE=08/12/2013 | |
| PCH GPIO/MISC/LPIO | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 16 OF 120 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 15 OF 78 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

Extra BPM Testpoints

- 70 6 XDP BPM L<2> TP1802
- 70 6 XDP BPM L<3> TP1803
- 70 6 XDP BPM L<4> TP1804
- 70 6 XDP BPM L<5> TP1805
- 70 6 XDP BPM L<6> TP1806
- 70 6 XDP BPM L<7> TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

- 70 16 XDP CPU TDO R1810 51 1 XDP
 - 70 16 XDP CPU TCK R1813 51 2 XDP
- TDI and TMS are terminated in CPU.

D

D

C

C

B


B

A

A


PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.



Unused & MLB_RAMCFGx GPIOs have TPs.
 USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.
 SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.
 JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.
 NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.
 SSD_PCIEx_SEL_L straps are connected via 1K to common net.
 LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.


CPU JTAG Isolation




- 70 16 PCH JTAGX R1899 1K 2
- 70 16 XDP PCH TDO R1890 51 2
- 70 16 XDP PCH TDI R1891 51 2
- 70 16 XDP PCH TMS R1892 51 2
- 70 16 XDP PCH TCK R1896 51 2
- 70 16 XDP CPURCH TRST R1897 51 2

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J44 | | SYNC DATE=08/12/2013 | |
| CPU/PCH Merged XDP | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | <BRANCH> |
| | | PAGE | 18 OF 120 |
| | | SHEET | 16 OF 78 |
| | | | |


Platform Reset Connections




Scrub for Layout Optimization



GreenCLK 25MHz Power





SDCONN_STATE_CHANGE Isolation




Power State Debug LEDs

(For development only)




THUNDERBOLT PULL-UP



Redwood Ridge JTAG Isolation


TBTLC can be on when S0 is off, and vice-versa. Isolation ensures no leakage to RR or PCH.



NOTE: Solution shown is for LPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention.


NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary. Multi-router designs also require different circuitry.

Pin N61 needs a TP for Power to perform iFDIM test. Renaming the pins N61 and P61 to remove automatic diffpari property



RAM Configuration Straps

Pull-downs for chip-down RAM systems



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| Project Chipset Support | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 20 OF 120 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 18 OF 78 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:


- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during DAC margining




NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step
 LPDDR3 (1.2V) 7.77mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT




NOTE: MEMVREG and SPARE share a DAC output, cannot enable both at the same time!

RST* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

VRef Dividers

Always used, regardless of margining option.



| | MEM A VREF DQ | MEM B VREF DQ | MEM A VREF CA | MEM B VREF CA | MEM VREG |
|-------------------|-----------------------------|---------------|-------------------------------|---------------|--|
| DAC Channel: | A | B | C | C | D |
| PCA9557D Pin: | 1 | 2 | 3 | 4 | 5 |
| Nominal value | LPDDR3 (1.2V) | | DDR3L (1.35V) | | LPDDR3 (1.2V) DDR3L (1.35V) |
| Margining target: | 0.600V (DAC: 0x2E.5) | | 0.675V (DAC: 0x34) | | 1.200V (DAC: 0x5D) 1.343V (DAC: 0x68) |
| DAC range: | 0.300V - 0.900V (+/- 300mV) | | 0.337V - 1.013V (+/- 337.5mV) | | 0.800V - 1.600V (+/- 400mV) 0.972V - 1.714V (+/- 371mV) |
| Vref current: | +73uA - -73uA (- = sourced) | | +82uA - -82uA (- = sourced) | | +21uA - -21uA (- = sourced) +25uA - -25uA (- = sourced) |
| DAC step size: | 6.36mV / step @ output | | 6.36mV / step @ output | | 4.28mV / step @ output 3.53mV / step @ output |

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

SYNC MASTER=144 SYNC DATE=08/12/2013

DDR3 VREF MARGINING

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 22 OF 120


SHEET: 19 OF 78

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



SDRAM BYPASSING (NOTE: 4X 2.2UF AND 6X 0.1UF PER CHIP)

| | | | |
|---|--|------------------|--|
| SYNC MASTER=MASTER | | SYNC DATE=MASTER | |
| PAGE TITLE | | | |
| DDR3 SDRAM Bank A (Rank 0) | | | |
| DRAWING NUMBER | | SIZE | |
| Apple Inc. | | <SCH_NUM> D | |
| REVISION | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| I NOT TO REPRODUCE OR COPY IT | | | |
| I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| I V ALL RIGHTS RESERVED | | | |
| PAGE | | SHEET | |
| 23 OF 120 | | 20 OF 78 | |




SYNC MASTER=MASTER SYNC DATE=MASTER
 PAGE TITLE
DDR3 SDRAM BANK B (RANK 0)
 Apple Inc.
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


| | |
|---------------|-----------|
| BRANCH NUMBER | SHEET |
| <SCH_NUM> | D |
| REVISION | |
| <E4LABEL> | |
| BRANCH | |
| <BRANCH> | |
| PAGE | 25 OF 120 |
| SHEET | 21 OF 78 |

Memory ODT Option


MEM_ODT:CPU drives ODT from CPU, terminated to 0.675V VTT.
MEM_ODT:PU disconnect ODT from CPU, ODT pins on DRAM pulled up to 1.35V VDDQ.



Memory CMD/CTL Termination - Channel A




MEMORY RPACK SPARES




Memory Reset Pull Up

Reset is an open drain in Haswell ULT and needs pull up




Memory CMD/CTL Termination - Channel B




Memory Clock Near-End Termination

Place Source C termination before first DRAM



Memory Clock Far-End Termination

Place RC end termination after last DRAM




SYNC MASTER=J44 YONAS-4GB SYNC DATE=04/02/2013

DDR3 Termination

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 27 OF 120
SHEET: 22 OF 78

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



U2950

| | |
|---------|---------------|
| Part | TPS22920 |
| Type | Load Switch |
| R(on) | 8 mOhm Typ |
| @ 1.05V | 11.5 mOhm Max |

Max Current = 4A (85C)

1.05V TBT "CIO" Switch
Internal switch not functional on RR.

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| Thunderbolt Host (2 of 2) | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 29 OF 120 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 24 OF 78 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Thunderbolt 15V Boost Regulator




BATLOW# Isolation



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| Thunderbolt Mobile Support | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 30 OF 120 |
| | | SHEET | 25 OF 78 |

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|------------|
| 118S0145 | 2 | RES_MTL FILM,1/20W,17.8K,1.0201,SMD,LF | R3210,R3213 | | TBTHV:P12V |
| 118S0145 | 2 | RES_MTL FILM,1/20W,17.8K,1.0201,SMD,LF | R3211,R3214 | | TBTHV:P12V |

| Nominal | Min | Max |
|----------|--------|----------------------|
| IHV50/S3 | 1120mA | 1090mA |
| | | 1170mA (12W minimum) |

Thunderbolt Connector A




DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| Thunderbolt Connector A | | DRAWING NUMBER | SIZE |
| Apple Inc. | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | <BRANCH> |
| | | PAGE | 32 OF 120 |
| | | SHEET | 26 OF 78 |
| | | | |

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|------------|
| 118S0145 | 2 | RES_MTL FILM,1/20W,17.8K,1.0201,SMD,LF | R3310,R3313 | | TBTHV:P12V |
| 118S0145 | 2 | RES_MTL FILM,1/20W,17.8K,1.0201,SMD,LF | R3311,R3314 | | TBTHV:P12V |

| Nominal | Min | Max | |
|----------|--------|--------|----------------------|
| IHVS0/S3 | 1120mA | 1090mA | 1170mA (12W minimum) |

Thunderbolt Connector B



SYNC MASTER=144 SYNC DATE=08/12/2013


Thunderbolt Connector B

Apple Inc.


| | |
|----------------|-----------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM> | D |
| REVISION | |
| <E4LABEL> | |
| BRANCH | |
| <BRANCH> | |
| PAGE | 33 OF 120 |
| SHEET | 27 OF 78 |

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DDC Pull-Ups
 2.2k pull-ups are required by PCH to indicate active display interface.
 DP++ spec violation, should remove!
 NOTE: Only DDC_DATA is sensed, so DDC_CLK pull-ups are unstuffed.



Second FET needed for dual-port designs.
 CONNECTS TO TBTBTS_PWREN_L ON PAGE 30.



| | | | |
|--|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| DDC Crossbar | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 34 OF 120 |
| | | SHEET | 28 OF 78 |

D

D

C

C


B

B


A


A


PCIe Wake Muxing



BLUETOOTH



| | | | |
|--|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| WIRELESS SUPPORT | | | |
|  Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| | | BRANCH | |
| | | <BRANCH> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |
| | | PAGE | 35 OF 120 |
| | | SHEET | 29 OF 78 |




SMC_PWRFAIL_WARN_L:
There is 10k pullup on the SSD, its OPEN drain on SMC.

Per Intel PDG, use PCIe style decoupling, when muxing PCIe & SATA

Supervisor & CLKREQ# Isolation
Delay = 55ms

Gumstick3 Connector

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| SSD Connector | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | | <BRANCH> |
| | | PAGE | 37 OF 120 |
| | | SHEET | 30 OF 78 |



Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

SYNCHMASTER=J44 SYNCHDATE=08/12/2013


DRAWING NUMBER: <SCH NUM> SIZE: D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 39 OF 120

SHEET: 31 OF 78




CAMERA SENSOR



| | | | |
|---|--|----------------------|-----------|
| SYNC_MASTER=J44 | | SYNC_DATE=08/12/2013 | |
| Camera 2 of 2 | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | <SCH_NUM> | D |
| | | <E4LABEL> | |
| | | BRANCH | <BRANCH> |
| | | PAGE | 40 OF 120 |
| | | SHEET | 32 OF 78 |



RIGHT USB PORT A

USB Port Power Switch



Mojo SMC Debug Mux


THE PI3USB102E CAN CLAMP VOLTAGE IN THE INTERNAL USB PINS



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J44 | | SYNC DATE=08/12/2013 | |
| External A USB3 Connector | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | BRANCH | <BRANCH> |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 46 OF 120 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 33 OF 78 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |


IPD Flex Connector

CRITICAL
J4800
FF14-18C-R11DL
F-RT-SM




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with PSoC power to isolate when PSoC is not powered.
No IPD on OE input pin PP3V3_S4 (symbol error).




Keyboard Connector

518S0752
CRITICAL
J4813




PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



TPAD Buttons Disable

PLACE THESE COMPONENTS CLOSE TO J4800
THIS ASSUMES THERE'S A PP3V42_G3H PULL UP ON MLB



THE TPAD BUTTONS WILL BE DISABLED WHEN THE LID IS CLOSED
LID OPEN => SMC_LID_LC ~ 3.42V
LID CLOSE => SMC_LID_LC < 0.50V

Spare MOSFET symbol

| IC | PIN | NAME | CURRENT | R_SNS | V_SNS | POWER |
|---------|------|------------|-----------|----------|------------|-------|
| TMP102 | V+ | 10UA | 2.55 KOHM | 0.0255 V | 0.255E-6 W | |
| | | 80UA | | 0.204 V | 16.32E-6 W | |
| | | 60MA (MAX) | 10 OHM | 0.6 V | 36E-3 W | |
| 3V3 LDO | VDD | 60MA (MAX) | 0.2 OHM | 0.012 V | 0.72E-3 W | |
| | VOUT | 8MA (TYP) | 1.5 OHM | 0.012 V | 96E-6 W | |
| PSOC | VDD | 14MA (MAX) | | 0.021 V | 294E-6 W | |
| | VIN | 4MA (MAX) | 4.7 OHM | 0.0188 V | 75.2E-6 W | |

SYNC MASTER=144 SYNC DATE=08/12/2013
PAGE TITLE: KEYBOARD/TRACKPAD (1 OF 2)
DRAWING NUMBER: <SCH_NUM> SIZE: D
Apple Inc.
REVISION: <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
BRANCH: <BRANCH>
PAGE: 48 OF 120
SHEET: 34 OF 78

8

7

6

5

4

3


2

1

D

D

Keyboard Backlight Connector



C

C

B

B

A

A

8

7

6

5


4

3

2

1

| | | | |
|--|-----------------------|-----------------------------|--|
| SYNC MASTER=J44 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE KEYBOARD/TRACKPAD (2 OF 2) | | | |
| DRAWING NUMBER <SCH_NUM> | SIZE D | DRAWING NUMBER <SCH_NUM> | |
| | REVISION <E4LABEL> | REVISION <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH <BRANCH> | |
| PAGE 49 OF 120 | | PAGE 49 OF 120 | |
| SHEET 35 OF 78 | | SHEET 35 OF 78 | |




NOTE:
SMS INTERRUPT IS NOT USED, PULL UP TO SMC RAIL.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


| | | | |
|---|--|----------------------|------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| SMC | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| <SCH_NUM> | | <SCH_NUM> | D |
| REVISION | | REVISION | |
| <E4LABEL> | | <E4LABEL> | |
| BRANCH | | BRANCH | |
| <BRANCH> | | <BRANCH> | |
| NOTICE OF PROPRIETARY PROPERTY: | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |
| PAGE | | PAGE | |
| 50 OF 120 | | 50 OF 120 | |
| SHEET | | SHEET | |
| 36 OF 78 | | 36 OF 78 | |

SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"





SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 Mhz



SMC12 PECI Support




| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| SMC Shared Support | | | |
| | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | BRANCH |
| | | <E4LABEL> | <BRANCH> |
| | | PAGE | 51 OF 120 |
| | | SHEET | 37 OF 78 |


SMC12 ADC Assignments

| | | | | |
|----------|--------------------------|---|--------------------------|----------|
| 40 38 36 | SMC CPU HI ISENSE | = | SMC CPU HI ISENSE | 36 38 40 |
| 40 38 36 | SMC PBUS VSENSE | = | SMC PBUS VSENSE | 36 38 40 |
| 40 38 36 | SMC BMON ISENSE | = | SMC BMON ISENSE | 36 38 40 |
| 40 38 36 | SMC DCIN ISENSE | = | SMC DCIN ISENSE | 36 38 40 |
| 40 38 36 | SMC DCIN VSENSE | = | SMC DCIN VSENSE | 36 38 40 |
| 40 38 36 | SMC BMON DISCRETE ISENSE | = | SMC BMON DISCRETE ISENSE | 36 38 42 |
| 41 38 36 | SMC CPU ISENSE | = | SMC CPU ISENSE | 36 38 41 |
| 40 38 36 | SMC OTHER5V HI ISENSE | = | SMC OTHER5V HI ISENSE | 36 38 40 |
| 40 38 36 | SMC OTHER3V3 HI ISENSE | = | SMC OTHER3V3 HI ISENSE | 36 38 40 |
| 41 38 36 | SMC DDR ISENSE | = | SMC DDR ISENSE | 36 38 41 |
| 40 38 36 | SMC LCDBKLT ISENSE | = | SMC LCDBKLT ISENSE | 36 38 40 |
| 38 36 | SMC ADC11 PD | = | SMC ADC11 PD | 36 38 |
| 38 36 | SMC ADC12 PD | = | SMC ADC12 PD | 36 38 |
| 41 38 36 | SMC SSD ISENSE | = | SMC SSD ISENSE | 36 38 41 |
| 41 38 36 | SMC PP3V3S0 ISENSE | = | SMC PP3V3S0 ISENSE | 36 38 41 |
| 42 38 36 | SMC CAMERA ISENSE | = | SMC CAMERA ISENSE | 36 38 42 |
| 38 36 | SMC ADC16 PD | = | SMC ADC16 PD | 36 38 |
| 41 38 36 | SMC PP5V50 ISENSE | = | SMC PP5V50 ISENSE | 36 38 41 |
| 41 38 36 | SMC CPUDDR ISENSE | = | SMC CPUDDR ISENSE | 36 38 41 |
| 41 38 36 | SMC PCH ISENSE | = | SMC PCH ISENSE | 36 38 41 |
| 42 38 36 | SMC CPU VSENSE | = | SMC CPU VSENSE | 36 38 42 |
| 42 38 36 | SMC LCDPANEL ISENSE | = | SMC LCDPANEL ISENSE | 36 38 42 |
| 42 38 36 | SMC CPU IMON ISENSE | = | SMC CPU IMON ISENSE | 36 38 42 |
| 42 38 36 | SMC TBT ISENSE | = | SMC TBT ISENSE | 36 38 42 |

Thermal Alerts



Hall Effect Pads



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------|---------------|----------|------------|
| 677-0912 | 1 | SUBASSY,PCBA HALL EFFECT,J44 | J5250 | CRITICAL | |

639-4502 (J44 HALL EFFECT BOARD) REPORTS TO 677-0912

Specify one of these BOM GROUPS.

| BOM GROUP | BOM OPTIONS |
|----------------|---------------------------------------|
| CPUTHRM: BOTH | CPUTHRM_THRM: SMC, CPUTHRM_ALERT: SMC |
| CPUTHRM: THRM | CPUTHRM_THRM: SMC, CPUTHRM_ALERT: PU |
| CPUTHRM: ALERT | CPUTHRM_THRM: PU, CPUTHRM_ALERT: SMC |
| CPUTHRM: NONE | CPUTHRM_THRM: PU, CPUTHRM_ALERT: PU |

Specify one of these BOM GROUPS.


| BOM GROUP | BOM OPTIONS |
|---------------|-------------------------------------|
| TBTHRM: BOTH | TBTHRM_THRM: SMC, TBTHRM_ALERT: SMC |
| TBTHRM: THRM | TBTHRM_THRM: SMC, TBTHRM_ALERT: PU |
| TBTHRM: ALERT | TBTHRM_THRM: PU, TBTHRM_ALERT: SMC |
| TBTHRM: NONE | TBTHRM_THRM: PU, TBTHRM_ALERT: PU |
| TBTHRM: GONE | |

Requires EMC1412-1 or EMC1412-2 instead of EMC1412-A, new APN needs to be created.


SMC12 Pin Assignments

| | | | | |
|-------|---------------------------|---|---------------------------|-------|
| 38 36 | NC SMBUS SMC 4 ASF SCL | = | NC SMBUS SMC 4 ASF SCL | 36 38 |
| 38 36 | NC SMBUS SMC 4 ASF SDA | = | NC SMBUS SMC 4 ASF SDA | 36 38 |
| 38 36 | NC BDV BKL PWM | = | NC BDV BKL PWM | 36 38 |
| 38 36 | NC SMC SYS LED | = | NC SMC SYS LED | 36 38 |
| 38 36 | NC SMC GFX THROTTLE L | = | NC SMC GFX THROTTLE L | 36 38 |
| 38 36 | NC SMC GFX OVERTEMP | = | NC SMC GFX OVERTEMP | 36 38 |
| 38 36 | NC SMC FAN 1 CTL | = | NC SMC FAN 1 CTL | 36 38 |
| 38 36 | NC SMC FAN 1 TACH | = | NC SMC FAN 1 TACH | 36 38 |
| 38 36 | NC SMC 5VSW PWR EN | = | NC SMC 5VSW PWR EN | 36 38 |
| 38 36 | NC SMC FAN 5 CTL | = | NC SMC FAN 5 CTL | 36 38 |
| 38 36 | NC SMC BIL BUTTON L | = | NC SMC BIL BUTTON L | 36 38 |
| 38 36 | NC MEM EVENT L | = | NC MEM EVENT L | 36 38 |
| 38 36 | NC SMC T101 COM 1 | = | NC SMC T101 COM 1 | 36 38 |
| 38 36 | NC SMC ACTUATOR DISABLE L | = | NC SMC ACTUATOR DISABLE L | 36 38 |

S4 SMC Wake Sources



Top Block Swap



SMC Project Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 52 OF 120


SHEET: 38 OF 78



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J44 | | SYNC DATE=08/12/2013 | |
| SMBus Connections | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | <BRANCH> |
| | | PAGE | 53 OF 120 |
| | | SHEET | 39 OF 78 |
| | | | |


CPU High Side Current Sense (IC0R)

Gain: 100x, EDP: 9.5 A
 Rsense: 0.003 (R5400)
 Vsense: 28.5 mV, Range: 11 A
 SMC ADC: 00




PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x
 Vnominal: 12.6 V, Range: 19.7 V
 SMC ADC: 01




OTHER 5V High Side Current Sense (IO5R)

Gain: 100x, EDP: 7 A
 Rsense: 0.003 (R5410) or Rsense SHORT
 Vsense: 21 mV, Range: 11 A
 SMC ADC: 07




DC In Voltage Sense & Enable (VD0R)

Gain: 0.148x
 Vnominal: 16.5 V, Range: 22.29 V
 SMC ADC: 04




OTHER 3.3V High Side Current Sense (IO3R)

Gain: 200x, EDP: 5 A
 Rsense: 0.003 (R5440) or Rsense SHORT
 Vsense: 12 mV, Range: 5.5 A
 SMC ADC: 08




LCD Backlight Current Sense (IBLC)

Gain: 100x, EDP: 0.9 A
 Rsense: 0.025 (R7700)
 Vsense: 22.5 mV, Range: 1.32 A
 SMC AD: 10




Charger (BMON) Current Sense (IPBR)

Charger Gain: 36x, EDP: 8 A
 Rsense: 0.005 (R7150)
 SMC ADC: 02



DC-IN (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A
 Rsense: 0.020 (R7120)
 SMC ADC: 03



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------------------|---------------|----------|------------|
| 117S0008 | 1 | RES,MTL,FLIM,100K,1/16W,0201,SMD,LF | C5419,C5449 | CRITICAL | OTHERRC:NO |
| 117S0008 | 1 | RES,MTL,FLIM,100K,1/16W,0201,SMD,LF | C5459 | | LOADRC:NO |

SYNC MASTER=J44 SYNC DATE=08/12/2013

Power Sensors: High Side

Apple Inc.


Apple logo

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 54 OF 120
 SHEET: 40 OF 78


PCH 1.05V Current Sense (IC1C)

Gain: 500x, EDP: 5 A
 Rsense: 0.001 (R7640) or Rsense SHORT
 Vsense: 5 mV, Range: 6.6 A
 SMC ADC: 19




DDR 1.35V S3 (CPU & Memory) Current Sense (IM0C)

Gain: 100x, EDP: 9 A
 Rsense: 0.002 (R7450) or XW7450
 Vsense: 21 mV, Range: 16.5 A
 SMC ADC: 09




CPU DDR 1.35V S3 (CPU Only) Current Sense (IM1C)

Gain: 200x, EDP: 2.5 A
 Rsense: 0.005 (R5510) or Rsense SHORT
 Vsense: 12.5 mV, Range: 6.6 A
 SMC ADC: 18




3.3V S0 Rail Current Sense (IR3C)

Gain: 500x, EDP: 1.0 A
 Rsense: 0.005 (R5520) or Rsense SHORT
 Vsense: 21.5 mV, Range: 1.32 A
 SMC ADC: 14




5V S0 Rail Current Sense (IR5C)

Gain: 500x, EDP: 1.0 A
 Rsense: 0.005 (R5530) or Rsense SHORT
 Vsense: 23.5 mV, Range: 1.32 A
 SMC ADC: 17




CPU Fixed Current Sense (IC0C)

Gain: 219.33x, EDP: 40 A
 Rsense: 2x of 0.00075 (R7310, R7320), Rsum: 0.000375
 Vsense: 15 mV, Range: 40.12 A
 SMC ADC: 06




SSD Current Sense (ISDC)

Gain: 100x, EDP: 5 A (16.5 W)
 Rsense: 0.005 (R5580)
 Vsense: 25 mV, Range: 6.6 A
 SMC ADC: 13



CPU High Side Current (IC0R) Threshold Alert

Gain: 100x
 Rsense: 0.003 (R5400)



Trip Target on CPU High current: 2.5 A
 Hysteresis Circuit:
 Vref = 0.737 V
 Vth = 0.616 V -> 2.054 A on CPU High current
 Vtl = 0.771 V -> 2.571 A on CPU High current
 Hysteresis Margin = 0.518 A

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------------------|-------------------|----------|------------|
| 117S0008 | 2 | RES,MTL,FLIM,100K,1/16W,0201,SMD,LF | C5569,C5519 | | LOADRC:NO |
| 117S0008 | 3 | RES,MTL,FLIM,100K,1/16W,0201,SMD,LF | C5529,C5539,C5549 | | LOADRC:NO |
| 117S0008 | 1 | RES,MTL,FLIM,100K,1/16W,0201,SMD,LF | C5579 | | DDRRC:NO |

SYNC MASTER=J44 SYNC DATE=08/12/2013


Power Sensors: Load Side

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 55 OF 120
 SHEET: 41 OF 78

CPU High Side (IC0R) Peak Detection Support




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

SENSE+ pins of EMC1704 sink 10-20uA current. This deviation has been designed in our Peak Detection circuit. With 10uA sink: 0.125A - 2.1A -> 13mV - 83 mV With 20uA sink: 0.125A - 2.1A -> 23mV - 92 mV


Thunderbolt TBT Current/Voltage Sense (IHSC/VHSC)

Gain: 200x. EDP: 2.8 A
Rsense: 0.005 (R5640) or Rsense SHORT
Vsense: 14 mV, Range: 3.3 A
SMC AD: 23



Battery BMON Discrete Current Sense (IP0R) & Threshold Alert

Gain: 50x. EDP: 8 A
Rsense: 0.005 (R7150)
Vsense: 50 mV, Range: 13.2 A
SMC AD: 05




CHGR_CS0_R/N are swapped on purpose to measure Battery discharge power into system.

Trip Target on Battery current: 3.5 A
Hysteresis Circuit:
Vref = 0.854 V
Vth = 0.758 V -> 3.031 A on Battery current
Vtl = 0.887 V -> 3.549 A on Battery current
Hysteresis Margin = 0.518 A


LCD Panel Current Sense (ILDC)

Gain: 500x. EDP: 1 A
RSENSE: 0.005 (R8320) or Rsense SHORT
Vsense: 5 mV, Range: 1.32 A
SMC AD: 21




Camera (S2 Controller) Current Sense (ICMC)

Gain: 500x. EDP: 0.82 A
Rsense: 0.005 (R5610) or XW5610
Vsense: 4.1 mV, Range: 1.32 A
SMC AD: 15




CPU Core Voltage Sense (VC0C)

SMC ADC: 20



CPU Core IMON Current Sense (IC2C)

Gain: 1 A / 28.273 mV, Range: 40 A.
SMC ADC: 22



With R7210 (Ri) set to 316 Ohm, R7310 (Rsen) set to 0.75 mOhm, R7230 set to 95.3 kOhm, Num Phases (N) is 2, and Io (ICmax) is 40A, then 1A of Io gives 28.273mV at the Vimon.

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------------------|-------------------|----------|------------|
| 117S0008 | 4 | RES,MTL FILM,100K,1/16W,0201,SMD,LF | C5619,C5629,C5649 | | |
| 117S0008 | 1 | RES,MTL FILM,100K,1/16W,0201,SMD,LF | C5679 | | |

SYNC MASTER=144 SYNC DATE=08/12/2013

Power Sensors: Extended

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 56 OF 120
SHEET: 42 OF 78

**Thermal Sensor A:
Thunderbolt Die, MLB Proximity**

I2C Write: 0xD8, I2C Read: 0xD9

Thermal Diode: TBT Die (THSP)
Placement Note:
The P leg connects to THERMDA pin of the TBT chip, the N leg connect to pin AA8.



U5850 I2C Address:
By setting R5851 to 15k, I2C address for U5850 is 0xD8/0xD9.

Thermal Diode: MLB Proximity (TMLB)
Placement Note:
Place U5850 on the TOP side, on the left portion of the board, 1" to the right of USB connector.

**Thermal Sensor B & CPU High Peak Detection:
CPU Proximity, Memory Proximity, Airflow, Fin Stack Proximity**


I2C Write: 0x98, I2C Read: 0x99

Thermal Diode: Airflow (TA0P)
Placement Note:
Place Q5871, Airflow thermal indicator, above the SSD, on the BOTTOM side.

Thermal Diode: Memory Proximity (TM0P)
Placement Note:
Place Q5872 between two rows of Memory devices, between channel A and B, on the BOTTOM side.

Thermal Diode: CPU Proximity (TC0P)
Placement Note:
Place Q5873 under the CPU, on the BOTTOM side.


Thermal Sensor: Fin Stack Proximity (Th1H)
Placement Note:
Place U5870 at corner near Fan, on the TOP side.



| | | | |
|--|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| Thermal Sensors | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 58 OF 120 |
| | | SHEET | 43 OF 78 |

FAN CONNECTOR


KEEP THE 5 PIN CONNECTOR FROM D1



| | | | |
|--|--|----------------------|--|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| Fan | | | |
| DRAWING NUMBER | | SIZE | |
| <SCH_NUM> | | D | |
| REVISION | | BRANCH | |
| <E4LABEL> | | <BRANCH> | |
| NOTICE OF PROPRIETARY PROPERTY: | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |
| PAGE | | SHEET | |
| 60 OF 120 | | 44 OF 78 | |

SPI ROM


Dual-IO Mode (Mode 0 & 3) supported.
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.




NOTE: If HOLD* is asserted ROM will ignore SPI cycles in normal and Dual-IO modes.

NOTE: Not all ROM APNs currently used support Quad-IO. Also not compatible with Matt card ROM override. Quad-IO support is for experimentation only.

LPC+SPI Connector (Matt Card Connector)



SPI Bus Series Termination




Matt Card ROM Slave

SPI ROM Slave

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J44 | | SYNC DATE=08/12/2013 | |
| LPC+SPI Debug Connector | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| | | BRANCH | |
| | | <BRANCH> | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 61 OF 120 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 45 OF 78 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |


AUDIO CODEC, ANALOG BLOCKS

APPLE P/N 353S4080




4.5V POWER SUPPLY FOR CODEC

APPLE P/N 353S2456



| | | | |
|---|--|-----------------------------|--------------------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| AUDIO:CODEC, ANALOG | | | |
| Apple Inc. | | DRAWING NUMBER <SCH_NUM> | SIZE D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION <E4LABEL> | BRANCH <BRANCH> |
| | | PAGE 62 OF 120 | SHEET 46 OF 78 |


AUDIO CODEC, DIGITAL BLOCKS
APPLE P/N 353S4080



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| AUDIO:CODEC, DIGITAL | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | |
| | | <E4LABEL> | |
| | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 63 OF 120 |
| | | SHEET | 47 OF 78 |

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)

APN: 353S2888 & 353S2958
 GAIN = +3 DB
 1ST ORDER FC (L&R) = NOM 569 HZ
 1ST ORDER FC (SUB) = NOM 9 HZ



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| AUDIO: SPEAKER AMP | | DRAWING NUMBER | SIZE |
| Apple Inc. | | <SCH_NUM> | D |
| NOTICE OF PROPRIETARY PROPERTY: | | REVISION | <E4LABEL> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | BRANCH | <BRANCH> |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 64 OF 120 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 48 OF 78 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

CODEC OUTPUT SIGNAL PATHS

| FUNCTION | VOLUME | CONVERTER | PIN COMPLEX | MUTE CONTROL |
|-----------|----------|-----------|-------------|--------------|
| HP/HS OUT | 0X02 (2) | 0X02 (2) | 0X10 (16) | N/A |
| TWEETERS | 0X03 (3) | 0X03 (3) | 0X12 (18) | CODEC GPIO0 |
| SUB | 0X04 (4) | 0X04 (4) | 0X13 (19) | CODEC GPIO0 |
| SPDIF OUT | N/A | 0X0E (14) | 0X21 (33) | N/A |

CODEC INPUT SIGNAL PATHS



| FUNCTION | CONVERTER | PIN COMPLEX | VREF |
|-------------|-----------|-------------|------|
| DMIC 1 | 0X09 (9) | 0X1C (28) | 3.3V |
| DMIC 2 | 0X09 (9) | 0X1C (28) | 3.3V |
| HEADSET MIC | 0X07 (7) | 0X18 (24) | 2.7V |

OTHER CODEC GPIO LINES

| | | |
|------------------|--------------|------------------------|
| LEFT SPEAKER ID | GPIO2 INPUT | HIGH = FG, LOW = MERRY |
| RIGHT SPEAKER ID | GPIO3 INPUT | HIGH = FG, LOW = MERRY |
| DFET CONTROL | GPIO4 OUTPUT | HIGH = DFETS OPEN |



SPEAKER CONNECTOR

HP=80HZ
APN: 518S0672



2-MIC CONNECTOR

APN: 518S0818



SYNC MASTER=J44 SYNC DATE=08/12/2013

AUDIO: JACK TRANSLATORS

Apple Inc.

| | |
|----------------|------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM> | D |
| REVISION | |
| <E4LABEL> | |
| BRANCH | |
| <BRANCH> | |
| PAGE | |
| 66 OF 120 | |
| SHEET | |
| 50 OF 78 | |


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Reverse-Current Protection

Inrush Limiter

For Exp Lot6 spec

NOSTUFF




Max Current = 8.5A
(L7130 limit)
f = 400 kHz

Vout = 5.50V
250MA MAX OUTPUT
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| PBus Supply & Battery Charger | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 71 OF 120 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 52 OF 78 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |



Additional Input Bulk Caps


Note: C7377, C7379, C7381 were removed. Area where the pads used to reside was preserved.

C7372 68UF
C7373 68UF
C7374 68UF
C7375 68UF

Vout = 1.85V max
40A MAX OUTPUT
F = 800KHZ


| | | | |
|---|--|-----------------------|-----------|
| SYNCH MASTER=144 | | SYNCH DATE=08/12/2013 | |
| CPU VR12.5 VCC Power Stage | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | <E4LABEL> |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | <BRANCH> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 73 OF 120 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 54 OF 78 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

DDR3L (1V35 S3) REGULATOR




| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---|---------------|----------|------------|
| 114S0411 | 1 | RES,MTL FILM,1/16W,100K,1,0402,SMD,LF | R7416 | CRITICAL | PPDDR:1V5 |
| 114S0391 | 1 | RES,MTL FILM,1/16W,60.4K,1,0402,SMD,LF | R7416 | CRITICAL | PPDDR:1V35 |
| 376S0612 | 1 | MOSFET,N-CH,30V,100MA,7.00HM,SOT-723,HP | Q7419 | CRITICAL | PPDDR:1V5 |
| 114S0428 | 1 | RES, MTL FILM,1/16W,150k,0402,SMD,LF | R7419 | CRITICAL | PPDDR:1V5 |

| | | | |
|---|--|----------------------|-----------|
| SYMC PARTSHEET | | SYMC DATE:08/12/2015 | |
| 1.35V DDR3 SUPPLY | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 74 OF 120 |
| | | SHEET | 55 OF 78 |



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| 5V / 3.3V Power Supply | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | |
| | | <E4LABEL> | |
| | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 75 OF 120 |
| | | SHEET | 56 OF 78 |

1.05V S0 Regulator




| | | | |
|---|--|----------------------|--|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE 1.05V S0 Power Supply | | | |
| DRAWING NUMBER <SCH_NUM> | | SIZE D | |
| REVISION <E4LABEL> | | BRANCH <BRANCH> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |
| PAGE 76 OF 120 | | SHEET 57 OF 78 | |

Page Notes

Power aliases required by this page:
 - =PPVIN_S0SW_LCDBKLT FET (9-12.6V LCD BACKLIGHT INPUT)
 - =PP5V_S0_BKLT (5V BACKLIGHT DRIVER INPUT)
 - =PP5V_S0SW_KBDLED (5V KEYBOARD BACKLIGHT INPUT)

BOM options provided by this page:
 BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
 BKLT:PROD - Stuffs 0 ohm series R for production

SENSOR ON PAGE 54 USES R7700 TO MEASURE THE POWER GOING TO LCD BACKLIGHT



PLATFORM_RESET NO LONGER GATES THE BKLT_EN AS BOTH COME FROM PCH NOW

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------------|---------------|----------|------------|
| 116S0004 | 1 | RES,MTL,PT1M,0 OHM,1A MAX,0402,SMD | R7720,R7721 | CRITICAL | BKLT:PROD |

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------------|---------------|----------|------------|
| 116S0004 | 1 | RES,MTL,PT1M,0 OHM,1A MAX,0402,SMD | R7720,R7721 | CRITICAL | BKLT:PROD |

PBUS LINE WIDTHS

LCD BKLT LINE WIDTHS

KBD BKLT LINE WIDTHS

- PP5V_S0_BKLT_A 58
MIN_LINE_WIDTH=2 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=5V
- PP5V_S0_BKLT_D 58
MIN_LINE_WIDTH=2 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=5V
- PPVIN_S0SW_LCDBKLT F 58
MIN_LINE_WIDTH=2 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=12.9V
- PPVIN_S0SW_LCDBKLT R 58
MIN_LINE_WIDTH=2 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=12.9V
- PPVIN_S0SW_LCDBKLT FET 58
MIN_LINE_WIDTH=2 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=5V
- PPVIN_S0SW_LCDBKLT 58
MIN_LINE_WIDTH=2 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=12.9V
- LCDBKLT FET DRV R 58
MIN_LINE_WIDTH=2 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=5V
GATE_MODE=TRUE
DIDT=TRUE
- LCDBKLT FET DRV 58
MIN_LINE_WIDTH=2 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=5V
GATE_MODE=TRUE
DIDT=TRUE
- LCDBKLT SW 58
MIN_LINE_WIDTH=2 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=5V
SWITCH_MODE=TRUE
DIDT=TRUE
- PPVIN_SW_LCDBKLT SW 58
MIN_LINE_WIDTH=2 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=5V
SWITCH_MODE=TRUE
DIDT=TRUE
- PP5V_S0_KBDBKLT SW 58
MIN_LINE_WIDTH=0.5 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=40V
SWITCH_MODE=TRUE
DIDT=TRUE
- PP5V_S0_KBDBKLT 35 58 68
MIN_LINE_WIDTH=0.5 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=40V
- PP5V_S0_BKLT_FB2 58
MIN_LINE_WIDTH=0.4 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=40V
- PP5V_S0_BKLT_FB 58
MIN_LINE_WIDTH=0.4 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=40V

SYNC MASTER=144 SYNC DATE=08/12/2013


LCD AND KBD BKLT DRIVER

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 77 OF 120
 SHEET: 58 OF 78

1.5V S0 Switcher



1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




| | | | |
|--|--|----------------------|--|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE: Misc Power Supplies | | | |
| DRAWING NUMBER: <SCH_NUM> | | SIZE: D | |
| REVISION: <E4LABEL> | | BRANCH: <BRANCH> | |
| PAGE: 78 OF 120 | | SHEET: 59 OF 78 | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |

1.5V S0 Audio Switch (BYPASSED)

Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch




| | |
|--------------|--------------------------------|
| Part | TPS22924C |
| Type | Load Switch |
| R(on) @ 1.8V | 19.6 mOhm Typ 21.8 mOhm Max |
| Current | 2A Max |

| | |
|--------------|----------------------------|
| Part | TPS22934 |
| Type | Load Switch |
| R(on) @ 3.6V | 63 mOhm Typ 77 mOhm Max |
| Current | 1A Max |

3.3V S4 Switch


3.3V SSD Switch

1.05V PCH HSIO Switch




| | |
|--------------|------------------------------|
| Part | TPS22920 |
| Type | Load Switch |
| R(on) @ 3.6V | 5.5 MOHM TYP 8.8 MOHM MAX |
| Current | 4A MAX |

| | |
|-------------|------------------------------|
| Part | SLG5AP1453V |
| Type | Load Switch |
| R(on) @ 25C | 7.8 mOhm Typ 8.5 mOhm Max |
| Current | 5.3A Max |




| | |
|----------------|------------------------------|
| Part | SLG5AP1471V |
| Type | Load Switch |
| R(on) @ 4V Vgs | 9.8 mOhm Typ TBD mOhm Max |
| Current | 6A Max |

3.3V S3 Switch




| | |
|--------------|--------------------------------|
| Part | TPS22924C |
| Type | Load Switch |
| R(on) @ 2.5V | 18.5 mOhm Typ 25.8 mOhm Max |
| Current | 2A Max |

3.3V S0 Switch




| | |
|--------------|--------------------------------|
| Part | TPS22924C |
| Type | Load Switch |
| R(on) @ 2.5V | 18.5 mOhm Typ 25.8 mOhm Max |
| Current | 2A Max |

3.3V Sensor Switch



| | |
|--------------|----------------------------|
| Part | TPS22934 |
| Type | Load Switch |
| R(on) @ 3.6V | 63 mOhm Typ 77 mOhm Max |
| Current | 1A Max |


5V S0 Switch



| | |
|---------|----------------------------|
| Part | SLG5AP1443V |
| Type | Load Switch |
| R(on) | 15 mOhm Typ 17 mOhm Max |
| Current | 2.5A |

REMOVED THE ANALOG POWER GATE AS SLG5AP1471 SHOULD BE AVAILABLE BY THEN

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| Power FETs | | DRAWING NUMBER | SIZE |
| Apple Inc. | | <SCH_NUM> | D |
| | | REVISION | <E4LABEL> |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | <BRANCH> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 80 OF 120 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 60 OF 78 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |



Mobile System Power State Table

| State | PM_SLP_S3_L | PM_SLP_S3_R_L | PM_SLP_S3_BUF_L | PM_SLP_S3_BUF_R | PM_SLP_S4_L | PM_SLP_S4_R |
|-----------------------|-------------|---------------|-----------------|-----------------|-------------|-------------|
| Power Off | 1 | 1 | 1 | 1 | 1 | 1 |
| Standby (S3) | 1 | 1 | 1 | 1 | 1 | 1 |
| Standby (S4) | 0 | 1 | 1 | 1 | 1 | 1 |
| Deep Standby (S3) | 1 | 1 | 1 | 0 | 0 | 0 |
| Deep Standby (S4) | 1 | 1 | 1 | 0 | 0 | 0 |
| Deep Standby (S5) | 1 | 1 | 1 | 0 | 0 | 0 |
| Battery Off (Suspend) | 1 | 0 | 0 | 0 | 0 | 0 |
| Battery Off (Normal) | 1 | 0 | 0 | 0 | 0 | 0 |

Thresholds:
 VDD: 2.734V-3.010V
 V2MON: 2.815V-3.099V
 V3MON: 0.572V-0.630V
 V4MON: 0.572V-0.630V


Power Control

Apple Inc.



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 81 OF 120
 SHEET: 61 OF 78

LCD PANEL INTERFACE (eDP)
NEEDS FINAL CHECK AGAINST UPDATE FOR NEW PANEL




PANEL USES EDP_PANEL_PWR_PSR_EN TO DISCHARGE THE LCD BEFORE POWER GOES AWAY



| | |
|---------|----------------------------|
| Part | SLG5AP1443V |
| Type | Load Switch |
| R(on) | 15 mOhm Typ 17 mOhm Max |
| Current | 2.5A |

LCD Panel HPD & AUX strapping




SYNC_MASTER=144 SYNC_DATE=08/12/2013

eDP Display Connector

Apple Inc.

| | | | |
|----------------|-----------|--------|----------|
| DRAWING NUMBER | <SCH_NUM> | SIZE | D |
| REVISION | <E4LABEL> | BRANCH | <BRANCH> |
| PAGE | 83 OF 120 | SHEET | 62 OF 78 |


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




RIO FLEX CONNECTOR

RIO Power Connector

NOTE: This connector is shielded 70P Hirose Plug APN 516S1059, mates with APN 516S1058.

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J44 | | SYNC DATE=08/12/2013 | |
| RIO Connector | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
|  | | <SCH_NUM> | D |
| NOTICE OF PROPRIETARY PROPERTY: | | REVISION | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <E4LABEL> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | BRANCH | <BRANCH> |
| II NOT TO REPRODUCE OR COPY IT | | PAGE | 95 OF 120 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | SHEET | 63 OF 78 |
| IV ALL RIGHTS RESERVED | | | |

DISPLAY MUX: DP OR HDMI



Display Mux: HDMI vs DP

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 97 OF 120
SHEET: 64 OF 78

D

D

Memory Bit/Byte Swizzle

C

C

B

B

A

A

| 73 68 7 | TRUE | MEM A DQ<0> | =MEM A DQ<60> | 20 |
|--------------|------|----------------|-----------------|---------------|
| 73 68 7 | TRUE | MEM A DQ<1> | =MEM A DQ<56> | 20 |
| 73 68 7 | TRUE | MEM A DQ<2> | =MEM A DQ<57> | 20 |
| 73 68 7 | TRUE | MEM A DQ<3> | =MEM A DQ<61> | 20 |
| 73 68 7 | TRUE | MEM A DQ<4> | =MEM A DQ<62> | 20 |
| 73 68 7 | TRUE | MEM A DQ<5> | =MEM A DQ<58> | 20 |
| 73 68 7 | TRUE | MEM A DQ<6> | =MEM A DQ<59> | 20 |
| 73 68 7 | TRUE | MEM A DQ<7> | =MEM A DQ<63> | 20 |
| 73 68 7 | TRUE | MEM A DQ<8> | =MEM A DQ<44> | 20 |
| 73 68 7 | TRUE | MEM A DQ<9> | =MEM A DQ<40> | 20 |
| 73 68 7 | TRUE | MEM A DQ<10> | =MEM A DQ<45> | 20 |
| 73 68 7 | TRUE | MEM A DQ<11> | =MEM A DQ<47> | 20 |
| 73 68 7 | TRUE | MEM A DQ<12> | =MEM A DQ<46> | 20 |
| 73 68 7 | TRUE | MEM A DQ<13> | =MEM A DQ<42> | 20 |
| 73 68 7 | TRUE | MEM A DQ<14> | =MEM A DQ<41> | 20 |
| 73 68 7 | TRUE | MEM A DQ<15> | =MEM A DQ<43> | 20 |
| 73 68 7 | TRUE | MEM A DQ<16> | =MEM A DQ<20> | 20 |
| 73 68 7 | TRUE | MEM A DQ<17> | =MEM A DQ<18> | 20 |
| 73 68 7 | TRUE | MEM A DQ<18> | =MEM A DQ<23> | 20 |
| 73 68 7 | TRUE | MEM A DQ<19> | =MEM A DQ<19> | 20 |
| 73 68 7 | TRUE | MEM A DQ<20> | =MEM A DQ<17> | 20 |
| 73 68 7 | TRUE | MEM A DQ<21> | =MEM A DQ<21> | 20 |
| 73 68 7 | TRUE | MEM A DQ<22> | =MEM A DQ<22> | 20 |
| 73 68 7 | TRUE | MEM A DQ<23> | =MEM A DQ<16> | 20 |
| 73 68 7 | TRUE | MEM A DQ<24> | =MEM A DQ<38> | 20 |
| 73 68 7 | TRUE | MEM A DQ<25> | =MEM A DQ<36> | 20 |
| 73 68 7 | TRUE | MEM A DQ<26> | =MEM A DQ<37> | 20 |
| 73 68 7 | TRUE | MEM A DQ<27> | =MEM A DQ<39> | 20 |
| 73 68 7 | TRUE | MEM A DQ<28> | =MEM A DQ<34> | 20 |
| 73 68 7 | TRUE | MEM A DQ<29> | =MEM A DQ<32> | 20 |
| 73 68 7 | TRUE | MEM A DQ<30> | =MEM A DQ<35> | 20 |
| 73 68 7 | TRUE | MEM A DQ<31> | =MEM A DQ<33> | 20 |
| 73 68 7 20 7 | TRUE | MEM A DQ<32> | MEM A DQ<32> | 7 20 67 68 73 |
| 73 68 7 | TRUE | MEM A DQ<33> | =MEM A DQ<24> | 20 |
| 73 68 7 | TRUE | MEM A DQ<34> | =MEM A DQ<25> | 20 |
| 73 68 7 | TRUE | MEM A DQ<35> | =MEM A DQ<29> | 20 |
| 73 68 7 | TRUE | MEM A DQ<36> | =MEM A DQ<30> | 20 |
| 73 68 7 | TRUE | MEM A DQ<37> | =MEM A DQ<26> | 20 |
| 73 68 7 | TRUE | MEM A DQ<38> | =MEM A DQ<31> | 20 |
| 73 68 7 | TRUE | MEM A DQ<39> | =MEM A DQ<27> | 20 |
| 73 68 7 | TRUE | MEM A DQ<40> | =MEM A DQ<12> | 20 |
| 73 68 7 | TRUE | MEM A DQ<41> | =MEM A DQ<8> | 20 |
| 73 68 7 | TRUE | MEM A DQ<42> | =MEM A DQ<11> | 20 |
| 73 68 7 | TRUE | MEM A DQ<43> | =MEM A DQ<15> | 20 |
| 73 68 7 | TRUE | MEM A DQ<44> | =MEM A DQ<14> | 20 |
| 73 68 7 | TRUE | MEM A DQ<45> | =MEM A DQ<10> | 20 |
| 73 68 7 | TRUE | MEM A DQ<46> | =MEM A DQ<9> | 20 |
| 73 68 7 | TRUE | MEM A DQ<47> | =MEM A DQ<13> | 20 |
| 73 68 7 | TRUE | MEM A DQ<48> | =MEM A DQ<53> | 20 |
| 73 68 7 | TRUE | MEM A DQ<49> | =MEM A DQ<55> | 20 |
| 73 68 7 | TRUE | MEM A DQ<50> | =MEM A DQ<50> | 20 |
| 73 68 7 | TRUE | MEM A DQ<51> | =MEM A DQ<54> | 20 |
| 73 68 7 | TRUE | MEM A DQ<52> | =MEM A DQ<52> | 20 |
| 73 68 7 | TRUE | MEM A DQ<53> | =MEM A DQ<48> | 20 |
| 73 68 7 | TRUE | MEM A DQ<54> | =MEM A DQ<51> | 20 |
| 73 68 7 | TRUE | MEM A DQ<55> | =MEM A DQ<49> | 20 |
| 73 68 7 | TRUE | MEM A DQ<56> | =MEM A DQ<2> | 20 |
| 73 68 7 | TRUE | MEM A DQ<57> | =MEM A DQ<1> | 20 |
| 73 68 7 | TRUE | MEM A DQ<58> | =MEM A DQ<6> | 20 |
| 73 68 7 | TRUE | MEM A DQ<59> | =MEM A DQ<4> | 20 |
| 73 68 7 | TRUE | MEM A DQ<60> | =MEM A DQ<0> | 20 |
| 73 68 7 | TRUE | MEM A DQ<61> | =MEM A DQ<3> | 20 |
| 73 68 7 | TRUE | MEM A DQ<62> | =MEM A DQ<7> | 20 |
| 73 68 7 | TRUE | MEM A DQ<63> | =MEM A DQ<5> | 20 |
| 73 7 | TRUE | MEM A DQS P<0> | =MEM A DQS P<7> | 20 |
| 73 7 | TRUE | MEM A DQS N<0> | =MEM A DQS N<7> | 20 |
| 73 7 | TRUE | MEM A DQS P<1> | =MEM A DQS P<5> | 20 |
| 73 7 | TRUE | MEM A DQS N<1> | =MEM A DQS N<5> | 20 |
| 73 7 | TRUE | MEM A DQS P<2> | =MEM A DQS P<2> | 20 |
| 73 7 | TRUE | MEM A DQS N<2> | =MEM A DQS N<2> | 20 |
| 73 7 | TRUE | MEM A DQS P<3> | =MEM A DQS P<4> | 20 |
| 73 7 | TRUE | MEM A DQS N<3> | =MEM A DQS N<4> | 20 |
| 73 7 | TRUE | MEM A DQS P<4> | =MEM A DQS P<3> | 20 |
| 73 7 | TRUE | MEM A DQS N<4> | =MEM A DQS N<3> | 20 |
| 73 7 | TRUE | MEM A DQS P<5> | =MEM A DQS P<1> | 20 |
| 73 7 | TRUE | MEM A DQS N<5> | =MEM A DQS N<1> | 20 |
| 73 67 20 7 | TRUE | MEM A DQS P<6> | MEM A DQS P<6> | 7 20 67 73 |
| 73 67 20 7 | TRUE | MEM A DQS N<6> | MEM A DQS N<6> | 7 20 67 73 |
| 73 7 | TRUE | MEM A DQS P<7> | =MEM A DQS P<0> | 20 |
| 73 7 | TRUE | MEM A DQS N<7> | =MEM A DQS N<0> | 20 |

| 73 68 7 | TRUE | MEM B DQ<0> | =MEM B DQ<8> | 21 |
|--------------|------|----------------|-----------------|---------------|
| 73 68 7 | TRUE | MEM B DQ<1> | =MEM B DQ<14> | 21 |
| 73 68 7 | TRUE | MEM B DQ<2> | =MEM B DQ<11> | 21 |
| 73 68 7 | TRUE | MEM B DQ<3> | =MEM B DQ<9> | 21 |
| 73 68 7 | TRUE | MEM B DQ<4> | =MEM B DQ<12> | 21 |
| 73 68 7 | TRUE | MEM B DQ<5> | =MEM B DQ<10> | 21 |
| 73 68 7 | TRUE | MEM B DQ<6> | =MEM B DQ<15> | 21 |
| 73 68 7 | TRUE | MEM B DQ<7> | =MEM B DQ<13> | 21 |
| 73 68 7 | TRUE | MEM B DQ<8> | =MEM B DQ<24> | 21 |
| 73 68 7 | TRUE | MEM B DQ<9> | =MEM B DQ<30> | 21 |
| 73 68 7 | TRUE | MEM B DQ<10> | =MEM B DQ<29> | 21 |
| 73 68 7 | TRUE | MEM B DQ<11> | =MEM B DQ<27> | 21 |
| 73 68 7 | TRUE | MEM B DQ<12> | =MEM B DQ<28> | 21 |
| 73 68 7 | TRUE | MEM B DQ<13> | =MEM B DQ<26> | 21 |
| 73 68 7 | TRUE | MEM B DQ<14> | =MEM B DQ<25> | 21 |
| 73 68 7 | TRUE | MEM B DQ<15> | =MEM B DQ<31> | 21 |
| 73 68 7 | TRUE | MEM B DQ<16> | =MEM B DQ<5> | 21 |
| 73 68 7 | TRUE | MEM B DQ<17> | =MEM B DQ<1> | 21 |
| 73 68 7 | TRUE | MEM B DQ<18> | =MEM B DQ<6> | 21 |
| 73 68 7 | TRUE | MEM B DQ<19> | =MEM B DQ<3> | 21 |
| 73 68 7 | TRUE | MEM B DQ<20> | =MEM B DQ<4> | 21 |
| 73 68 7 | TRUE | MEM B DQ<21> | =MEM B DQ<7> | 21 |
| 73 68 7 | TRUE | MEM B DQ<22> | =MEM B DQ<0> | 21 |
| 73 68 7 | TRUE | MEM B DQ<23> | =MEM B DQ<2> | 21 |
| 73 68 7 | TRUE | MEM B DQ<24> | =MEM B DQ<21> | 21 |
| 73 68 7 | TRUE | MEM B DQ<25> | =MEM B DQ<17> | 21 |
| 73 68 7 | TRUE | MEM B DQ<26> | =MEM B DQ<20> | 21 |
| 73 68 7 | TRUE | MEM B DQ<27> | =MEM B DQ<22> | 21 |
| 73 68 7 | TRUE | MEM B DQ<28> | =MEM B DQ<23> | 21 |
| 73 68 7 | TRUE | MEM B DQ<29> | =MEM B DQ<19> | 21 |
| 73 68 7 | TRUE | MEM B DQ<30> | =MEM B DQ<18> | 21 |
| 73 68 7 | TRUE | MEM B DQ<31> | =MEM B DQ<16> | 21 |
| 73 68 7 21 7 | TRUE | MEM B DQ<32> | MEM B DQ<32> | 7 21 67 68 73 |
| 73 68 7 | TRUE | MEM B DQ<33> | =MEM B DQ<40> | 21 |
| 73 68 7 | TRUE | MEM B DQ<34> | =MEM B DQ<45> | 21 |
| 73 68 7 | TRUE | MEM B DQ<35> | =MEM B DQ<43> | 21 |
| 73 68 7 | TRUE | MEM B DQ<36> | =MEM B DQ<46> | 21 |
| 73 68 7 | TRUE | MEM B DQ<37> | =MEM B DQ<42> | 21 |
| 73 68 7 | TRUE | MEM B DQ<38> | =MEM B DQ<47> | 21 |
| 73 68 7 | TRUE | MEM B DQ<39> | =MEM B DQ<41> | 21 |
| 73 68 7 | TRUE | MEM B DQ<40> | =MEM B DQ<60> | 21 |
| 73 68 7 | TRUE | MEM B DQ<41> | =MEM B DQ<56> | 21 |
| 73 68 7 | TRUE | MEM B DQ<42> | =MEM B DQ<63> | 21 |
| 73 68 7 | TRUE | MEM B DQ<43> | =MEM B DQ<61> | 21 |
| 73 68 7 | TRUE | MEM B DQ<44> | =MEM B DQ<62> | 21 |
| 73 68 7 | TRUE | MEM B DQ<45> | =MEM B DQ<58> | 21 |
| 73 68 7 | TRUE | MEM B DQ<46> | =MEM B DQ<59> | 21 |
| 73 68 7 | TRUE | MEM B DQ<47> | =MEM B DQ<57> | 21 |
| 73 68 7 | TRUE | MEM B DQ<48> | =MEM B DQ<38> | 21 |
| 73 68 7 | TRUE | MEM B DQ<49> | =MEM B DQ<37> | 21 |
| 73 68 7 | TRUE | MEM B DQ<50> | =MEM B DQ<32> | 21 |
| 73 68 7 | TRUE | MEM B DQ<51> | =MEM B DQ<33> | 21 |
| 73 68 7 | TRUE | MEM B DQ<52> | =MEM B DQ<35> | 21 |
| 73 68 7 | TRUE | MEM B DQ<53> | =MEM B DQ<36> | 21 |
| 73 68 7 | TRUE | MEM B DQ<54> | =MEM B DQ<34> | 21 |
| 73 68 7 | TRUE | MEM B DQ<55> | =MEM B DQ<39> | 21 |
| 73 68 7 | TRUE | MEM B DQ<56> | =MEM B DQ<51> | 21 |
| 73 68 7 | TRUE | MEM B DQ<57> | =MEM B DQ<53> | 21 |
| 73 68 7 | TRUE | MEM B DQ<58> | =MEM B DQ<48> | 21 |
| 73 68 7 | TRUE | MEM B DQ<59> | =MEM B DQ<55> | 21 |
| 73 68 7 | TRUE | MEM B DQ<60> | =MEM B DQ<50> | 21 |
| 73 68 7 | TRUE | MEM B DQ<61> | =MEM B DQ<49> | 21 |
| 73 68 7 | TRUE | MEM B DQ<62> | =MEM B DQ<54> | 21 |
| 73 68 7 | TRUE | MEM B DQ<63> | =MEM B DQ<52> | 21 |
| 73 7 | TRUE | MEM B DQS P<0> | =MEM B DQS P<1> | 21 |
| 73 7 | TRUE | MEM B DQS N<0> | =MEM B DQS N<1> | 21 |
| 73 7 | TRUE | MEM B DQS P<1> | =MEM B DQS P<3> | 21 |
| 73 7 | TRUE | MEM B DQS N<1> | =MEM B DQS N<3> | 21 |
| 73 7 | TRUE | MEM B DQS P<2> | =MEM B DQS P<0> | 21 |
| 73 7 | TRUE | MEM B DQS N<2> | =MEM B DQS N<0> | 21 |
| 73 7 | TRUE | MEM B DQS P<3> | =MEM B DQS P<2> | 21 |
| 73 7 | TRUE | MEM B DQS N<3> | =MEM B DQS N<2> | 21 |
| 73 7 | TRUE | MEM B DQS P<4> | =MEM B DQS P<5> | 21 |
| 73 7 | TRUE | MEM B DQS N<4> | =MEM B DQS N<5> | 21 |
| 73 7 | TRUE | MEM B DQS P<5> | =MEM B DQS P<7> | 21 |
| 73 7 | TRUE | MEM B DQS N<5> | =MEM B DQS N<7> | 21 |
| 73 67 21 7 | TRUE | MEM B DQS P<6> | MEM B DQS P<6> | 7 21 67 73 |
| 73 67 21 7 | TRUE | MEM B DQS N<6> | MEM B DQS N<6> | 7 21 67 73 |
| 73 7 | TRUE | MEM B DQS P<7> | =MEM B DQS P<6> | 21 |
| 73 7 | TRUE | MEM B DQS N<7> | =MEM B DQS N<6> | 21 |

SYNC MASTER=144 SYNC DATE=01/03/2011
PAGE TITLE

Memory Bit/Byte Swizzle

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

| | |
|----------------|------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM> | D |
| REVISION | |
| <E4LABEL> | |
| BRANCH | |
| <BRANCH> | |
| PAGE | |
| 103 OF 120 | |
| SHEET | |
| 67 OF 78 | |

J44 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

| BOARD LAYERS | | | BOARD AREAS | | | BOARD UNITS (MIL OR MM) | ALLEGRO VERSION |
|---|--|--|-------------------------------|--|--|-------------------------|-----------------|
| TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM | | | NO_TYPE, BGA, P65BGA, BGA_MEM | | | MM | 16.5 |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DEFAULT | * | Y | =45_OHM_SE | =45_OHM_SE | 10 MM | 0 MM | 0 MM |
| STANDARD | * | Y | =DEFAULT | =DEFAULT | 10 MM | =DEFAULT | =DEFAULT |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 50_OHM_SE | TOP, BOTTOM | Y | 0.095 MM | 0.095 MM | | | |
| 50_OHM_SE | * | Y | 0.066 MM | 0.066 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 45_OHM_SE | TOP, BOTTOM | Y | 0.116 MM | 0.116 MM | | | |
| 45_OHM_SE | * | Y | 0.083 MM | 0.083 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 40_OHM_SE | TOP, BOTTOM | Y | 0.145 MM | 0.095 MM | | | |
| 40_OHM_SE | * | Y | 0.102 MM | 0.090 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 37_OHM_SE | TOP, BOTTOM | Y | 0.165 MM | 0.095 MM | | | |
| 37_OHM_SE | * | Y | 0.118 MM | 0.090 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 27P4_OHM_SE | TOP, BOTTOM | Y | 0.265 MM | 0.095 MM | | | |
| 27P4_OHM_SE | * | Y | 0.186 MM | 0.090 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 72_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 72_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.105 MM | 0.105 MM | | 0.120 MM | 0.120 MM |
| 72_OHM_DIFF | ISL2, ISL11 | Y | 0.105 MM | 0.105 MM | | 0.120 MM | 0.120 MM |
| 72_OHM_DIFF | TOP, BOTTOM | Y | 0.146 MM | 0.146 MM | | 0.120 MM | 0.120 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 80_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 80_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.092 MM | 0.092 MM | | 0.120 MM | 0.120 MM |
| 80_OHM_DIFF | ISL2, ISL11 | Y | 0.092 MM | 0.092 MM | | 0.120 MM | 0.120 MM |
| 80_OHM_DIFF | TOP, BOTTOM | Y | 0.125 MM | 0.125 MM | | 0.155 MM | 0.155 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 85_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 85_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.080 MM | 0.080 MM | | 0.120 MM | 0.120 MM |
| 85_OHM_DIFF | ISL2, ISL11 | Y | 0.080 MM | 0.080 MM | | 0.120 MM | 0.120 MM |
| 85_OHM_DIFF | TOP, BOTTOM | Y | 0.105 MM | 0.105 MM | | 0.125 MM | 0.125 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 90_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 90_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.078 MM | 0.078 MM | | 0.200 MM | 0.200 MM |
| 90_OHM_DIFF | ISL2, ISL11 | Y | 0.078 MM | 0.078 MM | | 0.200 MM | 0.200 MM |
| 90_OHM_DIFF | TOP, BOTTOM | Y | 0.101 MM | 0.101 MM | | 0.180 MM | 0.180 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| P65_BGA | * | Y | 0.071MM | 0.071MM | | 0.075MM | 0.126MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1T01_DIFFPAIR | * | Y | =STANDARD | =STANDARD | =STANDARD | 0.1 MM | 0.1 MM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| * | * | BGA | P072_SPACE |
| * | * | P65BGA | P075_SPACE |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DEFAULT | * | 0.1 MM | ? |
| STANDARD | * | =DEFAULT | ? |
| P072_SPACE | * | 0.071 MM | ? |
| P075_SPACE | * | 0.075 MM | ? |

Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal,
Inner dielectric is 0.053 mm nominal.

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| 1:1_SPACING | . | 0.1 MM | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|----------------------------------|----------------------|--------|
| 1x_DIELECTRIC | TOP, BOTTOM | 0.058 MM | ? |
| 1x_DIELECTRIC | ISL3, ISL4, ISL9, ISL10 | 0.053 MM | ? |
| 1x_DIELECTRIC | ISL2, ISL11, ISL12, ISL13, ISL14 | 0.101 MM | ? |

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| * | P65BGA | P65_BGA |

| | | | |
|---|--|----------------------|------------|
| SYNC MASTER=J44 | | SYNC DATE=08/12/2013 | |
| PCB Rule Definitions | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 110 OF 120 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 69 OF 78 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

CPU Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CPU_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| CPU_27P4S | * | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | 7 MIL | 7 MIL |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CPU_VCCSENSE | * | 25 MIL | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CPU_08MIL | * | 0.203 MM | ? |
| CPU_12MIL | * | 0.305 MM | ? |
| CPU_18MIL | * | 0.457 MM | ? |
| CPU_25MIL | * | 0.635 MM | ? |

PCI Express Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCIE_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |
| CLK_PCIE_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PCIE_2SAME | * | =3X_DIELECTRIC | ? |
| PCIE_TXRX | * | =6X_DIELECTRIC | ? |
| PCIE_2OTHER | * | =4X_DIELECTRIC | ? |
| PCIE_2CLK | * | =7X_DIELECTRIC | ? |
| PCIECLK_2OTHER | * | =7X_DIELECTRIC | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|------------|----------------------|--------|
| PCIE_2SAME | TOP,BOTTOM | =4X_DIELECTRIC | ? |
| PCIE_TXRX | TOP,BOTTOM | =10X_DIELECTRIC | ? |
| PCIE_2OTHER | TOP,BOTTOM | =6X_DIELECTRIC | ? |
| PCIE_2CLK | TOP,BOTTOM | =10X_DIELECTRIC | ? |
| PCIECLK_2OTHER | TOP,BOTTOM | =10X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| PCIE_* | * | * | PCIE_2OTHER |
| PCIE_* | =SAME | * | PCIE_2SAME |
| PCIE_* | CLK * | * | PCIE_2CLK |
| CLK_PCIE | * | * | PCIECLK_2OTHER |
| PCIE_TX | *_RX | * | PCIE_TXRX |
| PCIE_RX | *_TX | * | PCIE_TXRX |

CPU Signal Properties

| ELECTRICAL CONST SET | NET TYPE | | PROPERTY | VALUE |
|----------------------|-----------|--------------|---------------------|------------|
| | PHYSICAL | SPACING | | |
| XDP_TCK0 | CPU_45S | CPU_18MIL | XDP CPU TCK | 6 16 |
| XDP_TCK0 | CPU_45S | CPU_18MIL | PCH JTAGX | 12 16 |
| XDP_TCK1 | CPU_45S | CPU_18MIL | XDP PCH TCK | 12 16 |
| XDP_TDO | CPU_45S | | XDP CPU TDO | 6 16 |
| XDP_TDO | CPU_45S | | XDP PCH TDO | 12 16 |
| XDP_TDI | CPU_45S | | XDP CPU TDI | 6 16 |
| XDP_TDI | CPU_45S | | XDP PCH TDI | 12 16 |
| XDP_TMS | CPU_45S | | XDP CPU TMS | 6 16 |
| XDP_TMS | CPU_45S | | XDP PCH TMS | 12 16 |
| XDP_TRST_L | CPU_45S | | XDP TRST L | 16 |
| XDP_TRST_L | CPU_45S | | XDP CPUPCH TRST L | 6 12 16 |
| XDP_PRDY_L | CPU_45S | | XDP CPU PRDY L | 6 16 |
| XDP_PREQ_L | CPU_45S | | XDP CPU PREQ L | 6 16 |
| CPU_VCCST_PWRGD | CPU_45S | CPU_08MIL | CPU VCCST_PWRGD | 6 16 17 |
| CPU_VCCST_PWRGD | CPU_45S | CPU_08MIL | XDP CPU VCCST_PWRGD | 6 16 |
| CPU_BPM | CPU_45S | CPU_08MIL | XDP BPM L<1..0> | 6 16 |
| CPU_BPM_TP | CPU_45S | | XDP BPM L<7..2> | 6 16 |
| CPU_RCOMP_SM | CPU_27P4S | CPU_25MIL | CPU SM RCOMP<2..0> | 6 |
| CPU_RCOMP_FDP | CPU_27P4S | CPU_25MIL | MCP FDP RCOMP | 6 |
| CPU_RCOMP_OPT | CPU_27P4S | CPU_12MIL | CPU OPT RCOMP | 6 |
| CPU_PROCHOT | CPU_45S | CPU_08MIL | CPU PROCHOT L | 6 16 17 53 |
| CPU_PROCHOT | CPU_45S | CPU_08MIL | CPU PROCHOT R L | 6 |
| CPU_CATERR | CPU_45S | CPU_08MIL | CPU CATERR L | 6 16 |
| CPU_VIDALERT | CPU_45S | CPU_18MIL | CPU VIDALERT L | 8 53 |
| CPU_VIDALERT | CPU_45S | CPU_18MIL | CPU VIDALERT R L | 8 |
| CPU_VIDSCLK | CPU_45S | CPU_18MIL | CPU VIDSCLK | 8 53 |
| CPU_VIDSCLK | CPU_45S | CPU_18MIL | CPU VIDSCLK R | 8 |
| CPU_VIDSOUT | CPU_45S | CPU_18MIL | CPU VIDSOUT | 8 53 |
| CPU_VIDSOUT | CPU_45S | CPU_18MIL | CPU VIDSOUT R | 8 |
| CPU_PECI | CPU_45S | CPU_18MIL | CPU PECTI | 6 37 |
| CPU_PECTI | CPU_45S | CPU_18MIL | CPU PECTI R | 16 37 |
| CPU_PECTI_SMC | CPU_45S | CPU_18MIL | SMC PECTI L | 16 37 |
| CPU_PECTI_SMC | CPU_45S | CPU_18MIL | SMC PECTI L R | 37 |
| CPU_CFG | CPU_45S | | CPU_CFG<19..11> | 6 16 |
| CPU_CFG_PD | CPU_45S | | CPU_CFG<10..8> | 6 16 |
| CPU_CFG | CPU_45S | | CPU_CFG<7..5> | 6 16 |
| CPU_CFG_PD | CPU_45S | | CPU_CFG<4> | 6 16 |
| CPU_CFG_3 | CPU_45S | | CPU_CFG<3> | 6 16 |
| CPU_CFG | CPU_45S | | CPU_CFG<2> | 6 16 |
| CPU_CFG_PD | CPU_45S | | CPU_CFG<1..0> | 6 16 |
| CPU_MEM_RESET | CPU_45S | CPU_08MIL | MEM RESET L | 20 21 22 |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | CPU VCCSENSE P | 8 53 |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | CPU VCCSENSE N | 8 53 |

PCI Express Properties

| ELECTRICAL CONST SET | NET TYPE | | PROPERTY | VALUE |
|----------------------|--------------|----------|-------------------------|----------|
| | PHYSICAL | SPACING | | |
| PCIE_SSD_D2R | PCIE_85D | PCIE_RX | PCIE SSD D2R P<3..1> | 12 30 68 |
| PCIE_SSD_D2R | PCIE_85D | PCIE_RX | PCIE SSD D2R N<3..1> | 12 30 68 |
| PCIE_SSD_D2R_PP | PCIE_85D | PCIE_RX | PCIE SSD D2R P<0> | 12 30 68 |
| PCIE_SSD_D2R_PP | PCIE_85D | PCIE_RX | PCIE SSD D2R N<0> | 12 30 68 |
| PCIE_SSD_R2D | PCIE_85D | PCIE_TX | PCIE SSD R2D C P<3..0> | 12 30 68 |
| PCIE_SSD_R2D | PCIE_85D | PCIE_TX | PCIE SSD R2D C N<3..0> | 12 30 68 |
| PCIE_SSD_R2D | PCIE_85D | PCIE_TX | PCIE SSD R2D P<3..0> | 30 68 |
| PCIE_SSD_R2D | PCIE_85D | PCIE_TX | PCIE SSD R2D N<3..0> | 30 68 |
| PCIE_TBT_D2R_0 | PCIE_85D | PCIE_RX | PCIE TBT D2R P<0> | 14 23 68 |
| PCIE_TBT_D2R_0 | PCIE_85D | PCIE_RX | PCIE TBT D2R N<0> | 14 23 68 |
| PCIE_TBT_D2R_0 | PCIE_85D | PCIE_RX | PCIE TBT D2R C P<0> | 23 |
| PCIE_TBT_D2R_0 | PCIE_85D | PCIE_RX | PCIE TBT D2R C N<0> | 23 |
| PCIE_TBT_D2R | PCIE_85D | PCIE_RX | PCIE TBT D2R P<3..1> | 14 23 68 |
| PCIE_TBT_D2R | PCIE_85D | PCIE_RX | PCIE TBT D2R N<3..1> | 14 23 68 |
| PCIE_TBT_D2R | PCIE_85D | PCIE_RX | PCIE TBT D2R C P<3..1> | 23 68 |
| PCIE_TBT_D2R | PCIE_85D | PCIE_RX | PCIE TBT D2R C N<3..1> | 23 68 |
| PCIE_TBT_R2D | PCIE_85D | PCIE_TX | PCIE TBT R2D P<3..0> | 23 68 |
| PCIE_TBT_R2D | PCIE_85D | PCIE_TX | PCIE TBT R2D N<3..0> | 23 68 |
| PCIE_TBT_R2D | PCIE_85D | PCIE_TX | PCIE TBT R2D C P<3..0> | 23 68 |
| PCIE_TBT_R2D | PCIE_85D | PCIE_TX | PCIE TBT R2D C N<3..0> | 14 23 68 |
| PCIE_AP_R2D | PCIE_85D | PCIE_TX | PCIE AP R2D P | 63 68 |
| PCIE_AP_R2D | PCIE_85D | PCIE_TX | PCIE AP R2D N | 63 68 |
| PCIE_AP_R2D | PCIE_85D | PCIE_TX | PCIE AP R2D C P | 14 63 68 |
| PCIE_AP_R2D | PCIE_85D | PCIE_TX | PCIE AP R2D C N | 14 63 68 |
| PCIE_AP_D2R | PCIE_85D | PCIE_RX | PCIE AP D2R P | 14 63 68 |
| PCIE_AP_D2R | PCIE_85D | PCIE_RX | PCIE AP D2R N | 14 63 68 |
| PCIE_CLK100M_AP | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M AP CONN P | 63 |
| PCIE_CLK100M_AP | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M AP CONN N | 63 |
| PCIE_CLK100M_AP | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M AP P | 12 63 68 |
| PCIE_CLK100M_AP | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M AP N | 12 63 68 |
| PCIE_CLK100M_CAM | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M CAMERA P | 12 32 68 |
| PCIE_CLK100M_CAM | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M CAMERA N | 12 32 68 |
| PCIE_CLK100M_CAM | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M CAMERA C P | 31 32 |
| PCIE_CLK100M_CAM | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M CAMERA C N | 31 32 |
| PCIE_CLK100M_SSD | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M SSD P | 12 30 68 |
| PCIE_CLK100M_SSD | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M SSD N | 12 30 68 |
| PCIE_CLK100M_TBT | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M TBT P | 12 23 68 |
| PCIE_CLK100M_TBT | CLK_PCIE_85D | CLK_PCIE | PCIE CLK100M TBT N | 12 23 68 |
| PCIE_CAMERA_D2R | PCIE_85D | PCIE_RX | PCIE CAMERA D2R P | 14 32 68 |
| PCIE_CAMERA_D2R | PCIE_85D | PCIE_RX | PCIE CAMERA D2R N | 14 32 68 |
| PCIE_CAMERA_D2R | PCIE_85D | PCIE_RX | PCIE CAMERA D2R C P | 31 32 |
| PCIE_CAMERA_D2R | PCIE_85D | PCIE_RX | PCIE CAMERA D2R C N | 31 32 |
| PCIE_CAMERA_R2D | PCIE_85D | PCIE_TX | PCIE CAMERA R2D P | 31 32 |
| PCIE_CAMERA_R2D | PCIE_85D | PCIE_TX | PCIE CAMERA R2D N | 31 32 |
| PCIE_CAMERA_R2D | PCIE_85D | PCIE_TX | PCIE CAMERA R2D C P | 14 32 |
| PCIE_CAMERA_R2D | PCIE_85D | PCIE_TX | PCIE CAMERA R2D C N | 14 32 |

SYNC MASTER=144 SYNC DATE=08/12/2013

CPU & PCIe Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 111 OF 120

SHEET: 70 OF 78

USB 2 Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCH_USB_RBIAS | * | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| USB_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| USB | * | =4X_DIELECTRIC | ? | USB | TOP,BOTTOM | =6X_DIELECTRIC | ? |
| USB_RBIAS | * | =6X_DIELECTRIC | ? | USB_RBIAS | TOP,BOTTOM | =10X_DIELECTRIC | ? |

USB 3 Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| USB3_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| USB3_2SAME | * | =3X_DIELECTRIC | ? | USB3_2SAME | TOP,BOTTOM | =4X_DIELECTRIC | ? |
| USB3_TXRX | * | =6X_DIELECTRIC | ? | USB3_TXRX | TOP,BOTTOM | =10X_DIELECTRIC | ? |
| USB3_2OTHER | * | =4X_DIELECTRIC | ? | USB3_2OTHER | TOP,BOTTOM | =6X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| USB3_* | * | * | USB3_2OTHER |
| USB3_* | =SAME | * | USB3_2SAME |
| USB3_TX | *_RX | * | USB3_TXRX |
| USB3_RX | *_TX | * | USB3_TXRX |

System Clock Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_25M_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_25M | * | =5X_DIELECTRIC | ? |

SATA Interface Constraints (Not Used)

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SATA_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |
| SATA_45SE | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| SATA_2SAME | * | =3X_DIELECTRIC | ? | SATA_2SAME | TOP,BOTTOM | =4X_DIELECTRIC | ? |
| SATA_TXRX | * | =6X_DIELECTRIC | ? | SATA_TXRX | TOP,BOTTOM | =10X_DIELECTRIC | ? |
| SATA_2OTHER | * | =4X_DIELECTRIC | ? | SATA_2OTHER | TOP,BOTTOM | =6X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| SATA_* | * | * | SATA_2OTHER |
| SATA_* | =SAME | * | SATA_2SAME |
| SATA_TX | *_RX | * | SATA_TXRX |
| SATA_RX | *_TX | * | SATA_TXRX |

USB Constraints

| ELECTRICAL CONST SET | NET TYPE | | | |
|----------------------|---------------|-----------|----------------------|----------|
| | PHYSICAL | SPACING | | |
| USB_BT | USB_85D | USB | USB BT P | 14 29 |
| USB_BT | USB_85D | USB | USB BT N | 14 29 |
| USB_BT | USB_85D | USB | USB BT CONN P | 29 63 |
| USB_BT | USB_85D | USB | USB BT CONN N | 29 63 |
| USB_EXTA | USB_85D | USB | USB EXTA P | 14 33 |
| USB_EXTA | USB_85D | USB | USB EXTA N | 14 33 |
| DEFAULT | DEFAULT | DEFAULT | SMC DEBUGPRT RX L | 33 36 37 |
| DEFAULT | DEFAULT | DEFAULT | SMC DEBUGPRT TX L | 33 36 37 |
| USB_EXTA | USB_85D | USB | USB2 EXTA MUXED P | 33 |
| USB_EXTA | USB_85D | USB | USB2 EXTA MUXED N | 33 |
| USB_EXTA | USB_85D | USB | USB2 EXTA MUXED F P | 33 |
| USB_EXTA | USB_85D | USB | USB2 EXTA MUXED F N | 33 |
| USB_EXTA | USB_85D | USB | USB LT1 P | 68 |
| USB_EXTA | USB_85D | USB | USB LT1 N | 68 |
| USB_EXTB | USB_85D | USB | USB EXTB P | 14 63 |
| USB_EXTB | USB_85D | USB | USB EXTB N | 14 63 |
| USB_TPAD | USB_85D | USB | USB TPAD P | 14 34 |
| USB_TPAD | USB_85D | USB | USB TPAD N | 14 34 |
| USB_TPAD | USB_85D | USB | USB TPAD R P | 34 |
| USB_TPAD | USB_85D | USB | USB TPAD R N | 34 |
| USB3_EXTA_D2R | USB_85D | USB3_RX | USB3 EXTA D2R P | 14 33 68 |
| USB3_EXTA_D2R | USB_85D | USB3_RX | USB3 EXTA D2R N | 14 33 68 |
| USB3_EXTA_R2D | USB_85D | USB3_TX | USB3 EXTA R2D P | 33 |
| USB3_EXTA_R2D | USB_85D | USB3_TX | USB3 EXTA R2D N | 33 68 |
| USB3_EXTA_R2D | USB_85D | USB3_TX | USB3 EXTA R2D C P | 14 33 68 |
| USB3_EXTA_R2D | USB_85D | USB3_TX | USB3 EXTA R2D C N | 14 33 68 |
| USB3_EXTB_D2R | USB_85D | USB3_RX | USB3 EXTB D2R P | 14 63 68 |
| USB3_EXTB_D2R | USB_85D | USB3_RX | USB3 EXTB D2R N | 14 63 68 |
| USB3_EXTB_R2D | USB_85D | USB3_TX | USB3 EXTB R2D C P | 14 63 68 |
| USB3_EXTB_R2D | USB_85D | USB3_TX | USB3 EXTB R2D C N | 14 63 68 |
| USB3_SD_D2R | USB3_85D | USB3_RX | USB3RPCIE SD D2R P | 14 63 68 |
| USB3_SD_D2R | USB3_85D | USB3_RX | USB3RPCIE SD D2R N | 14 63 68 |
| USB3_SD_R2D | USB3_85D | USB3_TX | USB3RPCIE SD R2D C P | 14 63 |
| USB3_SD_R2D | USB3_85D | USB3_TX | USB3RPCIE SD R2D C N | 14 63 |
| USB_NC | USB_85D | USB | NC USB IRP | 14 66 |
| USB_NC | USB_85D | USB | NC USB IRN | 14 66 |
| USB_NC | USB_85D | USB | TP USB 5P | 14 |
| USB_NC | USB_85D | USB | TP USB 5N | 14 |
| USB_NC | USB_85D | USB | NC USB SDP | 14 66 |
| USB_NC | USB_85D | USB | NC USB SDN | 14 66 |
| USB_NC | USB_85D | USB | NC USB CAMERAP | 14 66 |
| USB_NC | USB_85D | USB | NC USB CAMERAN | 14 66 |
| PCH_USB_RBIAS | PCH_USB_RBIAS | USB_RBIAS | PCH USB RBIAS | 14 |
| SATA_85D | SATA_85D | SATA_RX | DUMMY SATA D2R P | |
| SATA_85D | SATA_85D | SATA_RX | DUMMY SATA D2R N | |
| SATA_85D | SATA_85D | SATA_TX | DUMMY SATA R2D P | |
| SATA_85D | SATA_85D | SATA_TX | DUMMY SATA R2D N | |
| SYSCLK_CLK25M | CLK_25M_45S | CLK_25M | SYSCLK CLK25M X1 | 17 |
| SYSCLK_CLK25M | CLK_25M_45S | CLK_25M | SYSCLK CLK25M X2 | 17 |
| SYSCLK_CLK25M | CLK_25M_45S | CLK_25M | SYSCLK CLK25M X2 R | 17 |
| SYSCLK_CLK25M_CAM | CLK_25M_45S | CLK_25M | SYSCLK CLK25M CAMERA | 17 32 |
| SYSCLK_CLK25M_CAM | CLK_25M_45S | CLK_25M | CLK25M CAM CLKP | 31 32 |
| SYSCLK_CLK25M_CAM | CLK_25M_45S | CLK_25M | CLK25M CAM XTALP R | 32 |
| SYSCLK_CLK25M_CAM | CLK_25M_45S | CLK_25M | CLK25M CAM XTALP | 32 |
| SYSCLK_CLK25M_CAM | CLK_25M_45S | CLK_25M | CLK25M CAM XTALN | 32 |
| SYSCLK_CLK25M_CAM | CLK_25M_45S | CLK_25M | CLK25M CAM CLKN | 31 32 |
| SYSCLK_CLK25M_TBT | CLK_25M_45S | CLK_25M | SYSCLK CLK25M TBT | 17 23 |
| SYSCLK_CLK25M_TBT | CLK_25M_45S | CLK_25M | SYSCLK CLK25M TBT R | 23 |

Notes:
This is here to keep the SATA rules.

| | | | |
|---|----------------|----------------------|----------|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| USB Constraints | | | |
| Apple Inc. | DRAWING NUMBER | SIZE | |
| | <SCH_NUM> | D | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | REVISION | BRANCH | |
| | <E4LABEL> | <BRANCH> | |
| PAGE | 112 OF 120 | SHEET | 71 OF 78 |

LPC Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| LPC_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| CLK_LPC_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| LPC | * | 6 MIL | ? |
| CLK_LPC | * | 8 MIL | ? |

SMBus Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SMB_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SMB | * | =2x_DIELECTRIC | ? |

HD Audio Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| HDA_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| HDA | * | =2x_DIELECTRIC | ? |

SPI Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SPI_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SPI | * | 8 MIL | ? |


PCH Single Net Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCH_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| PCH_27P4S | * | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | 7 MIL | 7 MIL |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PCH_12MIL | * | 0.305 MM | ? |
| PCH_15MIL | * | 0.381 MM | ? |
| PCH_18MIL | * | 0.457 MM | ? |
| PCH_20MIL | * | 0.508 MM | ? |

PCH Net Properties

| ELECTRICAL CONST SET | NET TYPE | | | |
|----------------------|-------------|-----------|----------------------|----------------------|
| | PHYSICAL | SPACING | | |
| LEC_AD | LEC_45S | LEC | LPC AD<3..0> | 14 36 45 68 |
| LEC_AD | LEC_45S | LEC | LPC FRAME L | 14 36 45 68 |
| LEC_CLK24M_SMC | CLK_LPC_45S | CLK_LPC | LPC CLK24M SMC R | 12 17 |
| LEC_CLK24M_SMC | CLK_LPC_45S | CLK_LPC | LPC CLK24M SMC | 17 36 68 |
| LEC_CLK24M_LECPLUS | CLK_LPC_45S | CLK_LPC | LPC CLK24M LECPLUS | 17 45 68 |
| LEC_CLK24M_LECPLUS | CLK_LPC_45S | CLK_LPC | LPC CLK24M LECPLUS R | 12 17 |
| SMBUS_PCH_CLK | SMB_45S | SMB | SMBUS PCH CLK | 14 16 19 39 63 68 |
| SMBUS_PCH_DATA | SMB_45S | SMB | SMBUS PCH DATA | 14 16 19 39 63 68 |
| SML_PCH_0_CLK | SMB_45S | SMB | SML PCH 0 CLK | 14 39 |
| SML_PCH_0_DATA | SMB_45S | SMB | SML PCH 0 DATA | 14 39 |
| SMBUS_SMC_1_S0_SCL | SMB_45S | SMB | SMBUS SMC 1 S0_SCL | 14 32 36 39 63 68 76 |
| SMBUS_SMC_1_S0_SDA | SMB_45S | SMB | SMBUS SMC 1 S0_SDA | 14 32 36 39 63 68 76 |
| HDA_BIT_CLK | HDA_45S | HDA | HDA BIT_CLK | 12 47 |
| HDA_BIT_CLK_R | HDA_45S | HDA | HDA BIT_CLK R | 12 |
| HDA_SYNC | HDA_45S | HDA | HDA SYNC | 12 47 |
| HDA_SYNC_R | HDA_45S | HDA | HDA SYNC R | 12 |
| HDA_RST | HDA_45S | HDA | HDA_RST R L | 12 |
| HDA_RST_L | HDA_45S | HDA | HDA_RST L | 12 47 |
| HDA_SDIN | HDA_45S | HDA | HDA_SDIN | 12 47 68 |
| HDA_SDIN | HDA_45S | HDA | CS4208 HDA SDOUT0 R | 47 |
| HDA_SDOUT | HDA_45S | HDA | HDA_SDOUT | 12 47 |
| HDA_SDOUT | HDA_45S | HDA | HDA_SDOUT R | 12 17 |
| SPI_MLB | SPT_45S | SPT | SPI ALT_CLK | 45 |
| SPI_MLB | SPT_45S | SPT | SPI_CLK | 45 |
| SPI_MLB | SPT_45S | SPT | SPI_CLK R | 14 45 |
| SPI_MLB | SPT_45S | SPT | SPI_MLB_CLK | 45 |
| SPI_MLB | SPT_45S | SPT | SPI_SMC_CLK | 36 45 |
| SPI_MLB | SPT_45S | SPT | SPI_ALT_CS_L | 45 |
| SPI_MLB | SPT_45S | SPT | SPI_CS0_L | 45 |
| SPI_MLB | SPT_45S | SPT | SPI_CS0_R_L | 14 45 |
| SPI_MLB | SPT_45S | SPT | SPI_MLB_CS_L | 45 |
| SPI_MLB | SPT_45S | SPT | SPI_SMC_CS_L | 36 45 |
| SPI_MLB | SPT_45S | SPT | SPI_ALT_MISO | 45 |
| SPI_MLB | SPT_45S | SPT | SPI_MISO | 14 45 |
| SPI_MLB | SPT_45S | SPT | SPI_MISO R | 45 |
| SPI_MLB | SPT_45S | SPT | SPI_MLB_MISO | 45 |
| SPI_MLB | SPT_45S | SPT | SPI_SMC_MISO | 36 45 |
| SPI_MLB | SPT_45S | SPT | SPI_ALT_MOSI | 45 |
| SPI_MLB | SPT_45S | SPT | SPI_MOSI | 45 |
| SPI_MLB | SPT_45S | SPT | SPI_MOSI R | 14 45 |
| SPI_MLB | SPT_45S | SPT | SPI_MLB_MOSI | 45 |
| SPI_MLB | SPT_45S | SPT | SPI_SMC_MOSI | 36 45 |
| SPI_MLB_IO2 | SPT_45S | SPT | SPI_IO<2> | 14 45 |
| SPI_MLB_IO2 | SPT_45S | SPT | SPIROM_WP_L | 45 |
| SPI_MLB_IO3 | SPT_45S | SPT | SPI_IO<3> | 14 45 |
| SPI_MLB_IO3 | SPT_45S | SPT | SPIROM_HOLD_L | 45 |
| SPI_MLB_IO3 | SPT_45S | SPT | SPIROM_USE_MLB | 15 45 68 |
| PCH_RTCX | PCH_45S | PCH_15MTL | PCH_CLK32K_RTCX1 | 12 17 |
| PCH_SRTCST | PCH_45S | PCH_15MTL | PCH_SRTCST_L | 12 |
| PCH_RTCRST | PCH_45S | PCH_15MTL | RTC_RESET_L | 12 |
| PCH_THRMTRIP | PCH_45S | PCH_18MTL | PM_THRMTRIP_L | 15 37 |
| PCH_THRMTRIP | PCH_45S | PCH_18MTL | PM_THRMTRIP_R_L | 37 |
| PCH_INTRUDER_L | PCH_45S | PCH_15MTL | PCH_INTRUDER_L | 12 |
| PCH_INTVRMEN | PCH_45S | PCH_15MTL | PCH_INTVRMEN | 12 |
| PCH_DSWVRMEN | PCH_45S | PCH_15MTL | PCH_DSWVRMEN | 13 |
| PM_RSMRST_L | PCH_45S | PCH_15MTL | PM_RSMRST_L | 13 61 |
| PM_SYSRST_L | PCH_45S | PCH_15MTL | PM_SYSRST_L | 13 17 36 68 |
| XDP_DBRESET_L | PCH_45S | PCH_15MTL | XDP_DBRESET_L | 16 17 |
| PM_PCH_SYS_PWROK | PCH_45S | PCH_15MTL | PM_PCH_SYS_PWROK | 13 16 17 36 |
| XDP_SYS_PWROK | PCH_45S | PCH_15MTL | XDP_SYS_PWROK | 16 |
| SYS_PWROK_R | PCH_45S | PCH_15MTL | SYS_PWROK_R | 17 |
| PM_PCH_PWROK | PCH_45S | PCH_15MTL | PM_PCH_PWROK | 13 17 |
| PM_S0_PGOOD | PCH_45S | PCH_15MTL | PM_S0_PGOOD | 17 |
| SMC_DELAYED_PWRGD | PCH_45S | PCH_15MTL | SMC_DELAYED_PWRGD | 17 24 25 36 37 |
| PM_DSW_PWRGD | PCH_45S | PCH_15MTL | PM_DSW_PWRGD | 13 36 |
| PM_PWRBTN_L | PCH_45S | PCH_15MTL | PM_PWRBTN_L | 13 16 36 |
| XDP_CPU_PWRBTN_L | PCH_45S | PCH_15MTL | XDP_CPU_PWRBTN_L | 16 |
| PCIE_WAKE_L | PCH_45S | PCH_15MTL | PCIE_WAKE_L | 13 29 31 |
| AP_PCIE_WAKE_L | PCH_45S | PCH_15MTL | AP_PCIE_WAKE_L | 29 63 |
| CAM_PCIE_WAKE_L | PCH_45S | PCH_15MTL | CAM_PCIE_WAKE_L | 31 |
| TBT_CIO_PLUG_EVENT_L | PCH_45S | PCH_15MTL | TBT_CIO_PLUG_EVENT_L | 15 18 23 |
| PCH_CLK24M_XTAL | PCH_45S | PCH_20MTL | PCH_CLK24M_XTALIN | 12 17 |
| PCH_CLK24M_XTAL | PCH_45S | PCH_20MTL | PCH_CLK24M_XTALOUT | 12 17 |
| PCH_CLK24M_XTAL | PCH_45S | PCH_20MTL | PCH_CLK24M_XTALOUT_R | 17 |
| PCH_RCOMP_PCIE | PCH_27P4S | PCH_12MTL | PCH_PCIE_RCOMP | 14 |
| PCH_RCOMP_OPI | PCH_27P4S | PCH_12MTL | PCH_OPI_COMP | 15 |
| PCH_RCOMP_SATA | PCH_27P4S | PCH_12MTL | PCH_SATA_RCOMP | 12 |

| | | | |
|---|----------------|----------------------|--|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PCH Constraints | | | |
|  Apple Inc. | DRAWING NUMBER | SIZE | |
| | <SCH_NUM> | D | |
| | REVISION | | |
| | <E4LABEL> | | |
| | BRANCH | | |
| | <BRANCH> | | |
| NOTICE OF PROPRIETARY PROPERTY: | | PAGE | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | 113 OF 120 | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | |
| II NOT TO REPRODUCE OR COPY IT | | 72 OF 78 | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

Memory Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MEM_40S | * | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =STANDARD | =STANDARD |
| MEM_72D | * | =72_OHM_DIFF | =72_OHM_DIFF | =72_OHM_DIFF | =72_OHM_DIFF | =72_OHM_DIFF | =72_OHM_DIFF |
| MEM_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| MEM_80D | * | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF |
| MEM_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| MEM_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

Spacing Rule Sets

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MEM_DATA2SELF | * | =2x_DIELECTRIC | ? |
| MEM_DQS2OWNDATA | * | =2x_DIELECTRIC | ? |
| MEM_CMD2CMD | * | =2x_DIELECTRIC | ? |
| MEM_CMD2CTL | * | =2x_DIELECTRIC | ? |
| MEM_CTL2CTL | * | =2x_DIELECTRIC | ? |
| MEM_CLK2CLK | * | =4x_DIELECTRIC | ? |
| MEM_2OTHERMEM | * | =4x_DIELECTRIC | ? |
| MEM_2PWR | * | =2x_DIELECTRIC | ? |
| MEM_2GND | * | =2x_DIELECTRIC | ? |
| MEM_2OTHER | * | =6x_DIELECTRIC | ? |
| MEM_CMD2CMD_BM | * | =2x_DIELECTRIC | ? |
| MEM_CMD2CTL_BM | * | =2x_DIELECTRIC | ? |
| MEM_CTL2CTL_BM | * | =2x_DIELECTRIC | ? |
| MEM_12MIL | * | 0.305 MM | ? |

Memory Bus Spacing Group Assignments

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_*_DQBYTE_* | * | * | MEM_2OTHER |
| MEM_*_DQS_* | * | * | MEM_2OTHER |
| MEM_CMD | * | * | MEM_2OTHER |
| MEM_CTL | * | * | MEM_2OTHER |
| MEM_CLK | * | * | MEM_2OTHER |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_*_DQBYTE_* | =SAME | * | MEM_DATA2SELF |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CMD | MEM_CMD | * | MEM_CMD2CMD |
| MEM_CMD | MEM_CTL | * | MEM_CMD2CTL |
| MEM_CTL | MEM_CTL | * | MEM_CTL2CTL |
| MEM_CLK | MEM_CLK | * | MEM_CLK2CLK |
| MEM_* | MEM_* | * | MEM_2OTHERMEM |
| MEM_CMD | MEM_CMD | BGA_MEM | MEM_CMD2CMD_BM |
| MEM_CMD | MEM_CTL | BGA_MEM | MEM_CMD2CTL_BM |
| MEM_CTL | MEM_CTL | BGA_MEM | MEM_CTL2CTL_BM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_A_DQS_0 | MEM_A_DQBYTE_0 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_1 | MEM_A_DQBYTE_1 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_2 | MEM_A_DQBYTE_2 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_3 | MEM_A_DQBYTE_3 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_4 | MEM_A_DQBYTE_4 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_5 | MEM_A_DQBYTE_5 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_6 | MEM_A_DQBYTE_6 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_7 | MEM_A_DQBYTE_7 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_0 | MEM_B_DQBYTE_0 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_1 | MEM_B_DQBYTE_1 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_2 | MEM_B_DQBYTE_2 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_3 | MEM_B_DQBYTE_3 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_4 | MEM_B_DQBYTE_4 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_5 | MEM_B_DQBYTE_5 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_6 | MEM_B_DQBYTE_6 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_7 | MEM_B_DQBYTE_7 | * | MEM_DQS2OWNDATA |

Haswell ULT Memory Down DDR3L 1x8 Length Matching

| DDR3 Signal Group | Unit | Min Length | Max Length |
|-----------------------------|------|------------|------------|
| CTLmax - CTLmin | mils | 0 | 100 |
| CTL to CLK | mils | CLK - 500 | CLK + 500 |
| CMDi to CMDj | mils | CMDj - 100 | CMDj + 100 |
| CMD to CLK | mils | CLK - 500 | CLK + 500 |
| (DQmax - DQmin) per byte | mils | 0 | 250 |
| (DQS - DQmax) per byte | mils | -100 | 150 |
| DQS to DQS# | mils | -5 | 5 |
| DQS to CLK (Rule 1) | mils | CLK - 6500 | CLK + 500 |
| Max(CLK-DQS) - Min(CLK-DQS) | mils | 0 | 5500 |
| CLK to CLK# | mils | -5 | 5 |

Memory to Power Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_PWR | MEM_* | * | MEM_2PWR |
| MEM_PWR | * | * | DEFAULT |

Memory to GND Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| GND | MEM_* | * | MEM_2GND |

Memory Net Properties

| ELECTRICAL CONST SET | NET TYPE | | MEM A CLK P<0> | 7 20 22 |
|----------------------|----------|----------------|-------------------------|-------------------------|
| | PHYSICAL | SPACING | | |
| MEM_A_CLK | MEM_72D | MEM_CLK | MEM A CLK P<0> | 7 20 22 |
| MEM_A_CLK | MEM_72D | MEM_CLK | MEM A CLK N<0> | 7 20 22 |
| MEM_A_CTL | MEM_40S | MEM_CTL | MEM A CKE<0> | 7 20 22 |
| MEM_A_CTL | MEM_40S | MEM_CTL | MEM A CS L<0> | 7 20 22 |
| MEM_A_ODT0 | MEM_40S | MEM_CTL | MEM A ODT<0> | 20 22 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A A<15..0> | 7 20 22 66 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A BA<2..0> | 7 20 22 66 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A RAS L | 7 20 22 66 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A CAS L | 7 20 22 66 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A WE L | 7 20 22 66 |
| MEM_A_DQBYTE0 | MEM_45S | MEM_A_DQBYTE_0 | MEM A DQ<7..0> | 7 67 68 |
| MEM_A_DQBYTE1 | MEM_45S | MEM_A_DQBYTE_1 | MEM A DQ<15..8> | 7 67 68 |
| MEM_A_DQBYTE2 | MEM_45S | MEM_A_DQBYTE_2 | MEM A DQ<23..16> | 7 67 68 |
| MEM_A_DQBYTE3 | MEM_45S | MEM_A_DQBYTE_3 | MEM A DQ<31..24> | 7 67 68 |
| MEM_A_DQBYTE4 | MEM_45S | MEM_A_DQBYTE_4 | MEM A DQ<39..32> | 7 20 67 68 |
| MEM_A_DQBYTE5 | MEM_45S | MEM_A_DQBYTE_5 | MEM A DQ<47..40> | 7 67 68 |
| MEM_A_DQBYTE6 | MEM_45S | MEM_A_DQBYTE_6 | MEM A DQ<55..48> | 7 67 68 |
| MEM_A_DQBYTE7 | MEM_45S | MEM_A_DQBYTE_7 | MEM A DQ<63..56> | 7 67 68 |
| MEM_A_DQS0 | MEM_80D | MEM_A_DQS_0 | MEM A DQS P<0> | 7 67 |
| MEM_A_DQS1 | MEM_80D | MEM_A_DQS_1 | MEM A DQS N<0> | 7 67 |
| MEM_A_DQS1 | MEM_80D | MEM_A_DQS_1 | MEM A DQS P<1> | 7 67 |
| MEM_A_DQS1 | MEM_80D | MEM_A_DQS_1 | MEM A DQS N<1> | 7 67 |
| MEM_A_DQS2 | MEM_80D | MEM_A_DQS_2 | MEM A DQS P<2> | 7 67 |
| MEM_A_DQS2 | MEM_80D | MEM_A_DQS_2 | MEM A DQS N<2> | 7 67 |
| MEM_A_DQS3 | MEM_80D | MEM_A_DQS_3 | MEM A DQS P<3> | 7 67 |
| MEM_A_DQS3 | MEM_80D | MEM_A_DQS_3 | MEM A DQS N<3> | 7 67 |
| MEM_A_DQS4 | MEM_80D | MEM_A_DQS_4 | MEM A DQS P<4> | 7 67 |
| MEM_A_DQS4 | MEM_80D | MEM_A_DQS_4 | MEM A DQS N<4> | 7 67 |
| MEM_A_DQS5 | MEM_80D | MEM_A_DQS_5 | MEM A DQS P<5> | 7 67 |
| MEM_A_DQS5 | MEM_80D | MEM_A_DQS_5 | MEM A DQS N<5> | 7 67 |
| MEM_A_DQS6 | MEM_80D | MEM_A_DQS_6 | MEM A DQS P<6> | 7 20 67 |
| MEM_A_DQS6 | MEM_80D | MEM_A_DQS_6 | MEM A DQS N<6> | 7 20 67 |
| MEM_A_DQS7 | MEM_80D | MEM_A_DQS_7 | MEM A DQS P<7> | 7 67 |
| MEM_A_DQS7 | MEM_80D | MEM_A_DQS_7 | MEM A DQS N<7> | 7 67 |
| MEM_B_CLK | MEM_72D | MEM_CLK | MEM B CLK P<0> | 7 21 22 |
| MEM_B_CLK | MEM_72D | MEM_CLK | MEM B CLK N<0> | 7 21 22 |
| MEM_B_CTL | MEM_40S | MEM_CTL | MEM B CKE<0> | 7 21 22 |
| MEM_B_CTL | MEM_40S | MEM_CTL | MEM B CS L<0> | 7 21 22 |
| MEM_B_ODT0 | MEM_40S | MEM_CTL | MEM B ODT<0> | 21 22 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B A<15..0> | 7 21 22 66 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B BA<2..0> | 7 21 22 66 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B RAS L | 7 21 22 66 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B CAS L | 7 21 22 66 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B WE L | 7 21 22 66 |
| MEM_B_DQBYTE0 | MEM_45S | MEM_B_DQBYTE_0 | MEM B DQ<7..0> | 7 67 68 |
| MEM_B_DQBYTE1 | MEM_45S | MEM_B_DQBYTE_1 | MEM B DQ<15..8> | 7 67 68 |
| MEM_B_DQBYTE2 | MEM_45S | MEM_B_DQBYTE_2 | MEM B DQ<23..16> | 7 67 68 |
| MEM_B_DQBYTE3 | MEM_45S | MEM_B_DQBYTE_3 | MEM B DQ<31..24> | 7 67 68 |
| MEM_B_DQBYTE4 | MEM_45S | MEM_B_DQBYTE_4 | MEM B DQ<39..32> | 7 21 67 68 |
| MEM_B_DQBYTE5 | MEM_45S | MEM_B_DQBYTE_5 | MEM B DQ<47..40> | 7 67 68 |
| MEM_B_DQBYTE6 | MEM_45S | MEM_B_DQBYTE_6 | MEM B DQ<55..48> | 7 67 68 |
| MEM_B_DQBYTE7 | MEM_45S | MEM_B_DQBYTE_7 | MEM B DQ<63..56> | 7 67 68 |
| MEM_B_DQS0 | MEM_80D | MEM_B_DQS_0 | MEM B DQS P<0> | 7 67 |
| MEM_B_DQS0 | MEM_80D | MEM_B_DQS_0 | MEM B DQS N<0> | 7 67 |
| MEM_B_DQS1 | MEM_80D | MEM_B_DQS_1 | MEM B DQS P<1> | 7 67 |
| MEM_B_DQS1 | MEM_80D | MEM_B_DQS_1 | MEM B DQS N<1> | 7 67 |
| MEM_B_DQS2 | MEM_80D | MEM_B_DQS_2 | MEM B DQS P<2> | 7 67 |
| MEM_B_DQS2 | MEM_80D | MEM_B_DQS_2 | MEM B DQS N<2> | 7 67 |
| MEM_B_DQS3 | MEM_80D | MEM_B_DQS_3 | MEM B DQS P<3> | 7 67 |
| MEM_B_DQS3 | MEM_80D | MEM_B_DQS_3 | MEM B DQS N<3> | 7 67 |
| MEM_B_DQS4 | MEM_80D | MEM_B_DQS_4 | MEM B DQS P<4> | 7 67 |
| MEM_B_DQS4 | MEM_80D | MEM_B_DQS_4 | MEM B DQS N<4> | 7 67 |
| MEM_B_DQS5 | MEM_80D | MEM_B_DQS_5 | MEM B DQS P<5> | 7 67 |
| MEM_B_DQS5 | MEM_80D | MEM_B_DQS_5 | MEM B DQS N<5> | 7 67 |
| MEM_B_DQS6 | MEM_80D | MEM_B_DQS_6 | MEM B DQS P<6> | 7 21 67 |
| MEM_B_DQS6 | MEM_80D | MEM_B_DQS_6 | MEM B DQS N<6> | 7 21 67 |
| MEM_B_DQS7 | MEM_80D | MEM_B_DQS_7 | MEM B DQS P<7> | 7 67 |
| MEM_B_DQS7 | MEM_80D | MEM_B_DQS_7 | MEM B DQS N<7> | 7 67 |
| MEM_PWR | | | PP1V35 S3 | 17 19 20 21 22 41 55 65 |
| MEM_PWR | | | PP1V35 S3 CPUDDR | 8 10 41 65 |
| MEM_PWR | | | PP0V675 S0 DDRVTT | 22 55 65 68 |
| MEM_PWR | | | PPVTDDR S3 | 55 65 68 |
| MEM_12MIL | | | CPU DIMMA VREFD0 | 7 19 |
| MEM_12MIL | | | CPU DIMMA VREFD0 A ISOL | 19 |
| MEM_12MIL | | | CPU DIMMB VREFD0 | 7 19 |
| MEM_12MIL | | | CPU DIMMB VREFD0 B ISOL | 19 |
| MEM_12MIL | | | CPU DIMM VREFCA | 7 19 |
| MEM_12MIL | | | CPU DIMM VREFCA A ISOL | 19 |
| MEM_12MIL | | | CPU DIMM VREFCA B ISOL | 19 |
| MEM_12MIL | | | PP0V675 S3 MEM VREFD0 A | 19 20 65 |
| MEM_12MIL | | | PP0V675 S3 MEM VREFD0 B | 19 21 65 |
| MEM_12MIL | | | PP0V675 S3 MEM VREFCA A | 19 20 65 |
| MEM_12MIL | | | PP0V675 S3 MEM VREFCA B | 19 21 65 |

SYNC MASTER=144 SYNC DATE=01/03/2013
PAGE TITLE

Memory Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 114 OF 120
SHEET: 73 OF 78

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Thunderbolt, DP, HDMI Constraints

Thunderbolt SPI Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TBT_SPI_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| TBT_SPI | * | =2x_DIELECTRIC | ? |

Thunderbolt & DisplayPort Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TBTDP_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| TBTDP_2SAME | * | =3x_DIELECTRIC | ? |
| TBTDP_TXRX | * | =6x_DIELECTRIC | ? |
| TBTDP_2OTHER | * | =4x_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| TBTDP_* | * | * | TBTDP_2OTHER |
| TBTDP_* | =SAME | * | TBTDP_2SAME |
| TBTDP_TX | *_RX | * | TBTDP_TXRX |
| TBTDP_RX | *_TX | * | TBTDP_TXRX |

DisplayPort & HDMI Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DP_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |
| HDMI_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DP_2SAME | * | =3x_DIELECTRIC | ? |
| DP_2OTHER | * | =4x_DIELECTRIC | ? |
| HDMICLK_2OTHER | * | =7x_DIELECTRIC | ? |
| HDMICLK_2DPHDMI | * | =4x_DIELECTRIC | ? |
| HDMIDATA_2SAME | * | =3x_DIELECTRIC | ? |
| HDMIDATA_2OTHER | * | =4x_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| HDMI_DATA | * | * | HDMIDATA_2OTHER |
| HDMI_DATA | =SAME | * | HDMIDATA_2SAME |
| HDMI_DATA | TBTDP_TX | * | HDMIDATA_2SAME |
| HDMI_DATA | TBTDP_RX | * | TBTDP_TXRX |
| HDMI_CLK | * | * | HDMICLK_2OTHER |
| HDMI_CLK | HDMI_DATA | * | HDMICLK_2DPHDMI |
| HDMI_CLK | DISPLAYPORT | * | HDMICLK_2DPHDMI |
| HDMI_CLK | TBTDP_TX | * | HDMICLK_2DPHDMI |

DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.
 MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.

| ELECTRICAL CONST SET | PHYSICAL | NET TYPE | SPACING |
|----------------------|-------------|-------------|------------------------|
| | DP_85D | DISPLAYPORT | DP TBTSRC ML C P<3..0> |
| | DP_85D | DISPLAYPORT | DP TBTSRC ML C N<3..0> |
| | DP_85D | DISPLAYPORT | DP TBTSRC AUXCH C P |
| | DP_85D | DISPLAYPORT | DP TBTSRC AUXCH C N |
| | TBT_SPI_45S | TBT_SPI | TBT SPI CLK |
| | TBT_SPI_45S | TBT_SPI | TBT SPI MOSI |
| | TBT_SPI_45S | TBT_SPI | TBT SPI MISO |
| | TBT_SPI_45S | TBT_SPI | TBT SPI CS L |
| | DP_85D | DISPLAYPORT | DP HDMI TBT ML P<3..0> |
| | DP_85D | DISPLAYPORT | DP HDMI TBT ML N<3..0> |
| | DP_85D | DISPLAYPORT | DP HDMI TBT AUX P |
| | DP_85D | DISPLAYPORT | DP HDMI TBT AUX N |
| | HDMI_85D | HDMI_CLK | HDMI IG CLK C P |
| | HDMI_85D | HDMI_CLK | HDMI IG CLK C N |
| | HDMI_85D | HDMI_DATA | HDMI IG DATA C P<2..0> |
| | HDMI_85D | HDMI_DATA | HDMI IG DATA C N<2..0> |

Only used on hosts supporting Thunderbolt video-in

Thunderbolt, DP, HDMI Net Properties

| ELECTRICAL CONST SET | PHYSICAL | NET TYPE | SPACING |
|----------------------|-----------|-------------|-------------------------|
| | TBTDP_85D | TBTDP_TX | TBT A R2D C P<1..0> |
| | TBTDP_85D | TBTDP_TX | TBT A R2D C N<1..0> |
| | TBTDP_85D | TBTDP_TX | TBT A R2D P<1..0> |
| | TBTDP_85D | TBTDP_TX | TBT A R2D N<1..0> |
| | DP_85D | DISPLAYPORT | DP TBTPA ML C P<1> |
| | DP_85D | DISPLAYPORT | DP TBTPA ML C N<1> |
| | DP_85D | DISPLAYPORT | DP TBTPA ML P<1> |
| | DP_85D | DISPLAYPORT | DP TBTPA ML N<1> |
| | DP_85D | DISPLAYPORT | DP A LSX ML P<1> |
| | DP_85D | DISPLAYPORT | DP A LSX ML N<1> |
| | DP_85D | DISPLAYPORT | DP TBTPA ML C P<3> |
| | DP_85D | DISPLAYPORT | DP TBTPA ML C N<3> |
| | DP_85D | DISPLAYPORT | DP TBTPA ML P<3> |
| | DP_85D | DISPLAYPORT | DP TBTPA ML N<3> |
| | TBTDP_85D | TBTDP_RX | TBT A D2R C P<0> |
| | TBTDP_85D | TBTDP_RX | TBT A D2R C N<0> |
| | TBTDP_85D | TBTDP_RX | TBT A D2R P<0> |
| | TBTDP_85D | TBTDP_RX | TBT A D2R N<0> |
| | TBTDP_85D | TBTDP_RX | TBT A D2R C P<1> |
| | TBTDP_85D | TBTDP_RX | TBT A D2R C N<1> |
| | TBTDP_85D | TBTDP_RX | TBT A D2R P<1> |
| | TBTDP_85D | TBTDP_RX | TBT A D2R N<1> |
| | TBTDP_85D | TBTDP_RX | TBT A D2R1 AUXDDC P |
| | TBTDP_85D | TBTDP_RX | TBT A D2R1 AUXDDC N |
| | DP_85D | DISPLAYPORT | DP TBTPA AUXCH C P |
| | DP_85D | DISPLAYPORT | DP TBTPA AUXCH C N |
| | DP_85D | DISPLAYPORT | DP TBTPA AUXCH P |
| | DP_85D | DISPLAYPORT | DP TBTPA AUXCH N |
| | TBTDP_85D | TBTDP_TX | TBT B R2D C P<1..0> |
| | TBTDP_85D | TBTDP_TX | TBT B R2D C N<1..0> |
| | TBTDP_85D | TBTDP_TX | TBT B R2D P<1..0> |
| | TBTDP_85D | TBTDP_TX | TBT B R2D N<1..0> |
| | DP_85D | DISPLAYPORT | DP TBTPB ML C P<1> |
| | DP_85D | DISPLAYPORT | DP TBTPB ML C N<1> |
| | DP_85D | DISPLAYPORT | DP TBTPB ML P<1> |
| | DP_85D | DISPLAYPORT | DP B LSX ML P<1> |
| | DP_85D | DISPLAYPORT | DP B LSX ML N<1> |
| | DP_85D | DISPLAYPORT | DP TBTPB ML C P<3> |
| | DP_85D | DISPLAYPORT | DP TBTPB ML C N<3> |
| | DP_85D | DISPLAYPORT | DP TBTPB ML P<3> |
| | DP_85D | DISPLAYPORT | DP TBTPB ML N<3> |
| | TBTDP_85D | TBTDP_RX | TBT B D2R C P<0> |
| | TBTDP_85D | TBTDP_RX | TBT B D2R C N<0> |
| | TBTDP_85D | TBTDP_RX | TBT B D2R P<0> |
| | TBTDP_85D | TBTDP_RX | TBT B D2R N<0> |
| | TBTDP_85D | TBTDP_RX | TBT B D2R C P<1> |
| | TBTDP_85D | TBTDP_RX | TBT B D2R C N<1> |
| | TBTDP_85D | TBTDP_RX | TBT B D2R P<1> |
| | TBTDP_85D | TBTDP_RX | TBT B D2R N<1> |
| | TBTDP_85D | TBTDP_RX | TBT B D2R1 AUXDDC P |
| | TBTDP_85D | TBTDP_RX | TBT B D2R1 AUXDDC N |
| | DP_85D | DISPLAYPORT | DP TBTPB AUXCH C P |
| | DP_85D | DISPLAYPORT | DP TBTPB AUXCH C N |
| | DP_85D | DISPLAYPORT | DP TBTPB AUXCH P |
| | DP_85D | DISPLAYPORT | DP TBTPB AUXCH N |
| | DP_85D | DISPLAYPORT | DP TBTSNK0 ML C P<3..0> |
| | DP_85D | DISPLAYPORT | DP TBTSNK0 ML C N<3..0> |
| | DP_85D | DISPLAYPORT | DP TBTSNK0 ML P<3..0> |
| | DP_85D | DISPLAYPORT | DP TBTSNK0 ML N<3..0> |
| | DP_85D | DISPLAYPORT | DP TBTSNK0 AUXCH C P |
| | DP_85D | DISPLAYPORT | DP TBTSNK0 AUXCH C N |
| | DP_85D | DISPLAYPORT | DP TBTSNK0 AUXCH P |
| | DP_85D | DISPLAYPORT | DP TBTSNK0 AUXCH N |
| | DP_85D | DISPLAYPORT | DP TBTSNK1 ML C P<3..0> |
| | DP_85D | DISPLAYPORT | DP TBTSNK1 ML C N<3..0> |
| | DP_85D | DISPLAYPORT | DP TBTSNK1 ML P<3..0> |
| | DP_85D | DISPLAYPORT | DP TBTSNK1 ML N<3..0> |
| | DP_85D | DISPLAYPORT | DP TBTSNK1 AUXCH C P |
| | DP_85D | DISPLAYPORT | DP TBTSNK1 AUXCH C N |
| | DP_85D | DISPLAYPORT | DP TBTSNK1 AUXCH P |
| | DP_85D | DISPLAYPORT | DP TBTSNK1 AUXCH N |
| | DP_85D | DISPLAYPORT | DP INT ML C P<3..0> |
| | DP_85D | DISPLAYPORT | DP INT ML C N<3..0> |
| | DP_85D | DISPLAYPORT | DP INT ML P<3..0> |
| | DP_85D | DISPLAYPORT | DP INT ML N<3..0> |
| | DP_85D | DISPLAYPORT | DP INT AUXCH C P |
| | DP_85D | DISPLAYPORT | DP INT AUXCH C N |
| | DP_85D | DISPLAYPORT | DP INT AUX P |
| | DP_85D | DISPLAYPORT | DP INT AUX N |

Notes:
 AUX and DDC was removed from DISPLAYPORT or TBTDP_RX/TX because it's not high speed, and to save routing space.

Only used on dual-port hosts.

SYNC MASTER=144 SYNC DATE=08/12/2013
 PAGE TITLE
TBT,DP,HDMI Constraints
 Apple Inc.
 DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH: <BRANCH>
 PAGE: 115 OF 120
 SHEET: 74 OF 78

MIPI Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MIPI_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| MIPI_2OTHER | * | =4X_DIELECTRIC | ? | MIPI_2OTHER | TOP,BOTTOM | =6X_DIELECTRIC | ? |
| MIPI_2CLK | * | =6X_DIELECTRIC | ? | MIPI_2CLK | TOP,BOTTOM | =8X_DIELECTRIC | ? |
| MIPICLK_2OTHER | * | =7X_DIELECTRIC | ? | MIPICLK_2OTHER | TOP,BOTTOM | =10X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MIPI_DATA | * | * | MIPI_2OTHER |
| MIPI_DATA | CLK_MIPI | * | MIPI_2CLK |
| CLK_MIPI | * | * | MIPICLK_2OTHER |

Memory Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| S2_MEM_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| S2_MEM_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

Spacing Rule Sets

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| S2_DATA2SELF | * | =2x_DIELECTRIC | ? | S2_DATA2SELF | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_DQS2OWNDATA | * | =2x_DIELECTRIC | ? | S2_DQS2OWNDATA | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_CMD2CMD | * | =2x_DIELECTRIC | ? | S2_CMD2CMD | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_CMD2CTRL | * | =2x_DIELECTRIC | ? | S2_CMD2CTRL | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_CTRL2CTRL | * | =2x_DIELECTRIC | ? | S2_CTRL2CTRL | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_2OTHERMEM | * | =4x_DIELECTRIC | ? | S2_2OTHERMEM | TOP,BOTTOM | =6x_DIELECTRIC | ? |
| S2MEM_2PWR | * | =2x_DIELECTRIC | ? | S2MEM_2PWR | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2MEM_2GND | * | =2x_DIELECTRIC | ? | S2MEM_2GND | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2MEM_2OTHER | * | =6x_DIELECTRIC | ? | S2MEM_2OTHER | TOP,BOTTOM | =10x_DIELECTRIC | ? |

Memory Bus Spacing Group Assignments

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| S2_MEM_DATA* | * | * | S2MEM_2OTHER |
| S2_MEM_DQS* | * | * | S2MEM_2OTHER |
| S2_MEM_CMD | * | * | S2MEM_2OTHER |
| S2_MEM_CTRL | * | * | S2MEM_2OTHER |
| S2_MEM_CLK | * | * | S2MEM_2OTHER |
| S2_MEM_DATA* | =SAME | * | S2_DATA2SELF |
| S2_MEM_CMD | S2_MEM_CMD | * | S2_CMD2CMD |
| S2_MEM_CMD | S2_MEM_CTRL | * | S2_CMD2CTRL |
| S2_MEM_CTRL | S2_MEM_CTRL | * | S2_CTRL2CTRL |
| S2_MEM_* | S2_MEM_* | * | S2_2OTHERMEM |

Memory to Power Spacing


| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| S2_MEM_PWR | S2_MEM_* | * | S2MEM_2PWR |
| S2_MEM_PWR | * | * | DEFAULT |

Memory to GND Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| GND | S2_MEM_* | * | S2MEM_2GND |

Camera Net Properties

| ELECTRICAL CONST SET | NET TYPE | | |
|----------------------|------------|--------------|------------------------|
| | PHYSICAL | SPACING | |
| S2_MEM_CLK | S2_MEM_85D | S2_MEM_CLK | MEM CAM CLK P |
| S2_MEM_CLK | S2_MEM_85D | S2_MEM_CLK | MEM CAM CLK N |
| S2_MEM_CKE | S2_MEM_45S | S2_MEM_CTRL | MEM CAM CKE |
| S2_MEM_CS | S2_MEM_45S | S2_MEM_CTRL | MEM CAM CS L |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CTRL | MEM CAM ODT |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CTRL | MEM CAM CAS L |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CTRL | MEM CAM RAS L |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CMD | MEM CAM WE L |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CMD | MEM CAM BA<0> |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CMD | MEM CAM BA<1> |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CMD | MEM CAM BA<2> |
| S2_MEM_DQS0 | S2_MEM_85D | S2_MEM_DQS0 | MEM CAM DQS P<0> |
| S2_MEM_DQS0 | S2_MEM_85D | S2_MEM_DQS0 | MEM CAM DQS N<0> |
| S2_MEM_DQS1 | S2_MEM_85D | S2_MEM_DQS1 | MEM CAM DQS P<1> |
| S2_MEM_DQS1 | S2_MEM_85D | S2_MEM_DQS1 | MEM CAM DQS N<1> |
| S2_MEM_DATA_0 | S2_MEM_45S | S2_MEM_DATA0 | MEM CAM DM<0> |
| S2_MEM_DATA_1 | S2_MEM_45S | S2_MEM_DATA1 | MEM CAM DM<1> |
| S2_MEM_A | S2_MEM_45S | S2_MEM_CMD | MEM CAM A<14..0> |
| S2_MEM_DATA_0 | S2_MEM_45S | S2_MEM_DATA0 | MEM CAM DO<7..0> |
| S2_MEM_DATA_1 | S2_MEM_45S | S2_MEM_DATA1 | MEM CAM DO<15..8> |
| MIPI_DATA_S2 | MIPI_85D | MIPI_DATA | MIPI DATA P |
| MIPI_DATA_S2 | MIPI_85D | MIPI_DATA | MIPI DATA N |
| MIPI_DATA_S2 | MIPI_85D | MIPI_DATA | MIPI DATA CONN P |
| MIPI_DATA_S2 | MIPI_85D | MIPI_DATA | MIPI DATA CONN N |
| MIPI_CLK_S2 | MIPI_85D | CLK_MIPI | MIPI CLK P |
| MIPI_CLK_S2 | MIPI_85D | CLK_MIPI | MIPI CLK N |
| MIPI_CLK_S2 | MIPI_85D | CLK_MIPI | MIPI CLK CONN P |
| MIPI_CLK_S2 | MIPI_85D | CLK_MIPI | MIPI CLK CONN N |
| | | S2_MEM_PWR | PP1V35 CAM |
| | | S2_MEM_PWR | PP0V675 CAM VREF |
| | | S2_MEM_PWR | PP0V675 MEM CAM VREFCA |
| | | S2_MEM_PWR | PP0V675 MEM CAM VREFDO |

| | |
|---|-------------------------------|
| SYNC MASTER=144 | SYNC DATE=08/12/2013 |
| Camera Constraints | |
|  Apple Inc. | DRAWING NUMBER <SCH_NUM> D |
| | REVISION <E4LABEL> |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | BRANCH <BRANCH> |
| | PAGE 116 OF 120 |
| | SHEET 75 OF 78 |

8

7

6

5

4

3

2

1

SMC SMBus & Charger Net Properties

| ELECTRICAL CONST SET | NET TYPE | | SMBUS_SMC_2_S3_SCL | 34 36 39 68 |
|----------------------|----------|---------|--------------------|----------------------|
| | PHYSICAL | SPACING | | |
| SMBUS_SMC_2 | SMB_45S | SMB | SMBUS_SMC_2_S3_SDA | 34 36 39 68 |
| SMBUS_SMC_1 | SMB_45S | SMB | SMBUS_SMC_1_S0_SCL | 14 32 36 39 43 68 72 |
| SMBUS_SMC_1 | SMB_45S | SMB | SMBUS_SMC_1_S0_SDA | 14 32 36 39 43 68 72 |
| SMBUS_SMC_0 | SMB_45S | SMB | SMBUS_SMC_0_S0_SCL | 36 39 62 68 |
| SMBUS_SMC_0 | SMB_45S | SMB | SMBUS_SMC_0_S0_SDA | 36 39 62 68 |
| SMBUS_SMC_5 | SMB_45S | SMB | SMBUS_SMC_5_G3_SCL | 36 39 51 52 68 |
| SMBUS_SMC_5 | SMB_45S | SMB | SMBUS_SMC_5_G3_SDA | 36 39 51 52 68 |
| SMBUS_SMC_3 | SMB_45S | SMB | SMBUS_SMC_3_SCL | 36 39 43 63 |
| SMBUS_SMC_3 | SMB_45S | SMB | SMBUS_SMC_3_SDA | 36 39 43 63 |

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

| | | | |
|--|----------------|----------------------|--|
| SYNC MASTER=144 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE: SMC Constraints | | | |
|  Apple Inc. | DRAWING NUMBER | SIZE | |
| | <SCH_NUM> | D | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | REVISION | | |
| | <E4LABEL> | | |
| | BRANCH | | |
| | <BRANCH> | | |
| | PAGE | 117 OF 120 | |
| | SHEET | 76 OF 78 | |

Change List:

<RDAR://COMPONENT/XXXXXX> J44 HW EE SCHEMATIC | PROTO 0

Kismet:

AFP://KISMET.APPLE.COM/KISMET-PROJECTS/J44

Useful Wiki Links:

Schematic Conventions - https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions
Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

MobileMac HW Radar:

<rdar://component/497591> MobileMac HW | Task
<rdar://component/497587> MobileMac HW | Schematic
<rdar://component/497585> MobileMac HW | New Bugs
<rdar://component/497588> MobileMac HW | Layout
<rdar://component/497590> MobileMac HW | Investigation
<rdar://component/497589> MobileMac HW | Architecture

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

D

D

C


C

B

B

A

A

| | | | |
|--|----------------|----------------------|------|
| SYNC MASTER=J44 | | SYNC DATE=08/12/2013 | |
| PAGE TITLE | | | |
| Reference | | | |
|  Apple Inc. | DRAWING NUMBER | <SCH_NUM> | SIZE |
| | REVISION | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | BRANCH | <BRANCH> | |
| | PAGE | 120 OF 120 | |
| | SHEET | 78 OF 78 | |