



- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# J44 MLB-4GB SCHEMATIC

## 08/20/2013

REV	ECN	DESCRIPTION OF REVISION	CK APPD
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	D2 KEPLER	01/13/2012
2	2	BOM Configuration	J44	08/20/2013
3	3	BOM Configuration	J44	01/03/2013
4	4	PD Parts	J44	08/12/2013
5	5	CPU GFX/NCTF/RSVD	J44	08/12/2013
6	6	CPU Misc/JTAG/CFG/RSVD	J44	08/12/2013
7	7	CPU DDR3/LPDDR3 Interfaces	J44	08/12/2013
8	8	CPU/PCH POWER	J44	08/12/2013
9	9	CPU/PCH GROUNDS	J44	08/12/2013
10	10	CPU Decoupling	J44	08/12/2013
11	12	PCH Decoupling	J44	08/12/2013
12	13	PCH Audio/JTAG/SATA/CLK	J44	08/12/2013
13	14	PCH PM/PCI/GFX	J44	08/12/2013
14	15	PCH PCIe/USB/LPC/SPI/SMBus	J44	08/12/2013
15	16	PCH GPIO/MISC/LPIO	J44	08/12/2013
16	18	CPU/PCH Merged XDP	J44	08/12/2013
17	19	Chipset Support	J44	08/12/2013
18	20	Project Chipset Support	J44	08/12/2013
19	22	DDR3 VREF MARGINING	J44	08/12/2013
20	23	DDR3 SDRAM Bank A (Rank 0)	MASTER	MASTER
21	25	DDR3 SDRAM BANK B (RANK 0)	MASTER	MASTER
22	27	DDR3 Termination	J44 YONAS-4GB	04/02/2013
23	28	Thunderbolt Host (1 of 2)	J44	08/12/2013
24	29	Thunderbolt Host (2 of 2)	J44	08/12/2013
25	30	Thunderbolt Mobile Support	J44	08/12/2013
26	32	Thunderbolt Connector A	J44	08/12/2013
27	33	Thunderbolt Connector B	J44	08/12/2013
28	34	DDC Crossbar	J44	08/12/2013
29	35	WIRELESS SUPPORT	J44	08/12/2013
30	37	SSD Connector	J44	08/12/2013
31	39	Camera 1 of 2	J44	08/12/2013
32	40	Camera 2 of 2	J44	08/12/2013
33	46	External A USB3 Connector	J44	08/12/2013
34	48	KEYBOARD/TRACKPAD (1 OF 2)	J44	08/12/2013
35	49	KEYBOARD/TRACKPAD (2 OF 2)	J44	08/12/2013
36	50	SMC	J44	08/12/2013
37	51	SMC Shared Support	J44	08/12/2013
38	52	SMC Project Support	J44	08/12/2013
39	53	SMBus Connections	J44	08/12/2013
40	54	Power Sensors: High Side	J44	08/12/2013
41	55	Power Sensors: Load Side	J44	08/12/2013
42	56	Power Sensors: Extended	J44	08/12/2013
43	58	Thermal Sensors	J44	08/12/2013
44	60	Fan	J44	08/12/2013
45	61	LPC+SPI Debug Connector	J44	08/12/2013

Page	(.csa)	Contents	Sync	Date
46	62	AUDIO:CODEC, ANALOG	J44	08/12/2013
47	63	AUDIO:CODEC, DIGITAL	J44	08/12/2013
48	64	AUDIO: SPEAKER AMP	J44	08/12/2013
49	65	AUDIO: JACK	J44	08/12/2013
50	66	AUDIO: JACK TRANSLATORS	J44	08/12/2013
51	70	DC-In & Battery Connectors	J44	08/12/2013
52	71	PBus Supply & Battery Charger	J44	08/12/2013
53	72	CPU VR12.6 VCC Regulator IC	J44	08/12/2013
54	73	CPU VR12.5 VCC Power Stage	J44	08/12/2013
55	74	1.35V DDR3 SUPPLY	J44	08/12/2013
56	75	5V / 3.3V Power Supply	J44	08/12/2013
57	76	1.05V S0 Power Supply	J44	08/12/2013
58	77	LCD AND KBD BKLT DRIVER	J44	08/12/2013
59	78	Misc Power Supplies	J44	08/12/2013
60	80	Power FETs	J44	08/12/2013
61	81	Power Control	J44	08/12/2013
62	83	eDP Display Connector	J44	08/12/2013
63	95	RIO Connector	J44	08/12/2013
64	97	Display Mux: HDMI vs DP	J44	08/12/2013
65	100	Power Aliases	J44	08/12/2013
66	102	Signal Aliases	MASTER	MASTER
67	103	Memory Bit/Byte Swizzle	J44	01/03/2013
68	104	Functional / ICT Test	J44	08/12/2013
69	110	PCB Rule Definitions	J44	08/12/2013
70	111	CPU & PCIe Constraints	J44	08/12/2013
71	112	USB Constraints	J44	08/12/2013
72	113	PCH Constraints	J44	08/12/2013
73	114	Memory Constraints	J44	01/03/2013
74	115	TBT,DP,HDMI Constraints	J44	08/12/2013
75	116	Camera Constraints	J44	08/12/2013
76	117	SMC Constraints	J44	08/12/2013
77	118	Project Specific Constraints	J44	08/12/2013
78	120	Reference	J44	08/12/2013

# ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-0052	1	SCHEM,MLB-4GB,J44	SCH	CRITICAL	
820-3536	1	PCBF,MLB-4GB,J44	PCB	CRITICAL	

DRAWING TITLE		<PART_DESCRIPTION>	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	1 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	1 OF 78
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



**BOM Groups**

BOM GROUP	BOM OPTIONS
J44_COMMON	ALTERNATE,COMMON,J44_COMMON1,J44_COMMON2,J44_COMMON3,J44_COMMON4,J44_PROGPARTS
J44_COMMON1	TBTHV:P15V,SKIP_5V3V3:AUDIBLE,SPI:DUAL_IO
J44_COMMON2	EDP,EDP_LS_CAP,CAMERA_3V3:S0,CAM_WAKE:NO,CAM_XTAL:NO,MEM_ODT:PU,VCORE_FETS
J44_COMMON3	XDP,LPCPLUS,BKLT:PROD,CPU_THRM:ALRT,LOADRC:NO,OTHERRC:NO,DDRRC:NO,TBTRC:NO,BMONRC:NO
J44_PROGPARTS	SMC_PROG:PVT,BOOTROM:PVT,TBTROM:PVT,TPAD_PSOC:PROG
ENGISNS	LOADISNS,OTHERISNS,DDRISNS,TBTISNS,BMONISNS

**Programmables (All Builds)**

**TBT**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3918	1	EPROM,FALCON RIDGE (V13.7) J44	U2890	CRITICAL	TBTROM:PVT

**SMC**

341S3922	1	IC,SMC-B1,EXT(V2.16F39),PVT,J44	U5000	CRITICAL	SMC_PROG:PVT
----------	---	---------------------------------	-------	----------	--------------

**EFI ROM**

341S3924	1	IC,EFI ROM (V0116),PVT,J44	U6100	CRITICAL	BOOTROM:PVT
----------	---	----------------------------	-------	----------	-------------

**PSOC**

341S3862	1	IC,TRKPD/KYBD PSOC,CU ONLY (V224) J44	U4801	CRITICAL	TPAD_PSOC:PROG
----------	---	---------------------------------------	-------	----------	----------------

**Module Parts**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4596	1	HSWULT,SR18A,PRQ,C0,2.4,28W,2+3,3M,BGA	U0500	CRITICAL	CPU_HSW:2.4G
337S4597	1	HSWULT,SR189,PRQ,C0,2.6,28W,2+3,3M,BGA	U0500	CRITICAL	CPU_HSW:2.6G
337S4598	1	HSWULT,SR188,PRQ,C0,2.8,28W,2+3,4M,BGA	U0500	CRITICAL	CPU_HSW:2.8G
338S1247	1	IC,TBT,FR-4C,A0,PRO,CIO,SR13C,FCBGA288	U2800	CRITICAL	
338S1186	1	IC,BCM15700A2,S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
376S1194	2	MOSFET,N-CH,30V,15.3A,12M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY
376S1193	2	MOSFET,N-CH,30V,22A,6.0M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY
376S0964	2	MOSFET,N-CH,25V,30A,9.6M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:REN
376S1104	2	MOSFET,N-CH,25V,30A,6.1M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:REN

**Alternate Parts**

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	NEC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	Epson alt to NDK
152S0461	152S1645		ALL	Cyntec alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi
155S0667	155S0583		ALL	Panasonic alt to TDK
138S0725	138S0724		ALL	Samsung alt to Murata
376S1032	376S0855		ALL	Toshiba alt for Diodes Dual
376S1129	376S0855		ALL	NXP Alt for Diodes Dual
376S1089	376S1128		ALL	NXP Alt for Diodes Single
353S3452	353S1286		ALL	Maxim alt to Microchip
376S1180	376S0761		ALL	Renesas alt to Vishay
128S0364	128S0264		ALL	Sanyo 2nd Factory alt
107S0254	107S0241		ALL	Cyntec alt to TFT
138S0843	138S0674		ALL	Samsung alt to Murata (BKLT)
138S0803	138S0639		ALL	Samsung alt to Murata (BKLT)
138S0846	138S0811		ALL	Samsung alt to Murata (BKLT)
197S0542	197S0544		ALL	NDK alt to TXC
197S0545	197S0544		ALL	Epson alt to TXC
152S1876	152S1804		ALL	TDK alt to Toko
107S0255	107S0240		ALL	Cyntec alt to TFT
107S0250	107S0248		ALL	Cyntec alt to TFT
127S0164	127S0162		ALL	Rohm alt to Vishay
353S4070	353S4069		ALL	Pericom alt to TI DP Mux U9750
353S4068	353S4069		ALL	NXP alt to TI DP Mux U9750
353S3814	353S3812		ALL	TI alt to NXP
311S0649	311S0541		ALL	ONsemi alt to Toshiba
128S0436	128S0392		ALL	Kemet alt to Sanyo

SYMC MASTER/144 SYMC DATE/08/20/2013

**BOM Configuration**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 2 OF 120  
 SHEET: 2 OF 78



8 7 6 5 4 3 2 1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-0054	COMMON,MLB-4GB,J44	J44_COMMON
985-0053	DEV,MLB-4GB,J44	XDP_CONN
639-4878	PCBA,MLB-4GB,2.4G,4GB-HYNIX,J44	BASE_BOM,CPU_HSW:2.4G,RAM_4G_HYNIX_H,CAMDRAM:HYNIX_H
639-4879	PCBA,MLB-4GB,2.4G,4GB-ELPIDA,J44	BASE_BOM,CPU_HSW:2.4G,RAM_4G_ELPIDA,CAMDRAM:ELPIDA
639-4880	PCBA,MLB-4GB,2.4G,4GB-MICRON,J44	BASE_BOM,CPU_HSW:2.4G,RAM_4G_MICRON,CAMDRAM:MICRON
639-5272	PCBA,MLB-4GB,2.6G,4GB-HYNIX,J44	BASE_BOM,CPU_HSW:2.6G,RAM_4G_HYNIX_H,CAMDRAM:HYNIX_H
639-5273	PCBA,MLB-4GB,2.6G,4GB-ELPIDA,J44	BASE_BOM,CPU_HSW:2.6G,RAM_4G_ELPIDA,CAMDRAM:ELPIDA
639-5274	PCBA,MLB-4GB,2.6G,4GB-MICRON,J44	BASE_BOM,CPU_HSW:2.6G,RAM_4G_MICRON,CAMDRAM:MICRON
639-5275	PCBA,MLB-4GB,2.8G,4GB-HYNIX,J44	BASE_BOM,CPU_HSW:2.8G,RAM_4G_HYNIX_H,CAMDRAM:HYNIX_H
639-5276	PCBA,MLB-4GB,2.8G,4GB-ELPIDA,J44	BASE_BOM,CPU_HSW:2.8G,RAM_4G_ELPIDA,CAMDRAM:ELPIDA
639-5277	PCBA,MLB-4GB,2.8G,4GB-MICRON,J44	BASE_BOM,CPU_HSW:2.8G,RAM_4G_MICRON,CAMDRAM:MICRON
685-0074	VCORE,FET,VSHY,J44	VCORE_FET:VSHY
685-0075	VCORE,FET,REN,J44	VCORE_FET:REN

DEVELOPMENT/BASE BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0054	1	J44 MLB COMMON BOM	BASE	CRITICAL	BASE_BOM
985-0053	1	J44 MLB DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM

SUB-BOMS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0074	1	VCORE,FET,VSHY,J44	VCOREFETS	CRITICAL	VCORE_FETS

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0075	685-0074		ALL	RENDSAS ALT TO VSHY

DRAM PARTS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0704	8	1C,SDRAM,4GBIT,256MX16,DDR3-1600,F,DIE,96FBGA	U4000	CRITICAL	4G_ELPIDA
333S0700	8	1C,SDRAM,4GBIT,256MX16,DDR3-1600,HUMA,96FBGA	U4000	CRITICAL	4G_HYNIX_H
333S0698	8	1C,SDRAM,4GBIT,256MX16,DDR3-1600,REV E,96FBGA	U4000	CRITICAL	4G_MICRON
333S0715	8	1C,SDRAM,4GBIT,256MX16,DDR3-1866,F,DIE,96FBGA	U4000	CRITICAL	4G_ELPIDA_1866
333S0717	8	1C,SDRAM,4GBIT,256MX16,DDR3-1866,HUMA,96FBGA	U4000	CRITICAL	4G_HYNIX_H_1866
333S0720	8	1C,SDRAM,4GBIT,256MX16,DDR3-1866,REV E,96FBGA	U4000	CRITICAL	4G_MICRON_1866

DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM_4G_ELPIDA	4G_ELPIDA,RAMCFG3:L,RAMCFG2:L,RAMCFG1:L,RAMCFG0:L,PPDDR:1V35
RAM_4G_HYNIX_H	4G_HYNIX_H,RAMCFG3:L,RAMCFG2:L,RAMCFG1:L,RAMCFG0:H,PPDDR:1V35
RAM_4G_MICRON	4G_MICRON,RAMCFG3:L,RAMCFG2:L,RAMCFG1:H,RAMCFG0:L,PPDDR:1V35
RAM_4G_ELPIDA_1866	4G_ELPIDA_1866,RAMCFG3:L,RAMCFG2:L,RAMCFG1:L,RAMCFG0:L,PPDDR:1V5
RAM_4G_HYNIX_H_1866	4G_HYNIX_H_1866,RAMCFG3:L,RAMCFG2:L,RAMCFG1:L,RAMCFG0:H,PPDDR:1V5
RAM_4G_MICRON_1866	4G_MICRON_1866,RAMCFG3:L,RAMCFG2:L,RAMCFG1:H,RAMCFG0:L,PPDDR:1V5

NOTE: 1866 PARTS BEING STRAPPED TO RUN AT 1600

13" MBP VARIABLE BOM GROUPS

BOM GROUP	BOM OPTIONS
J44_COMMON4	SMCBOARDID:8

DRAM SPD Straps

BOM GROUP	BOM OPTIONS
CAMDRAM:HYNIX_H	CAMDRAM_TYPE:HYNIX_H
CAMDRAM:ELPIDA	CAMDRAM_TYPE:ELPIDA
CAMDRAM:MICRON	CAMDRAM_TYPE:MICRON

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0700	1	1C,SDRAM,4GBIT,DDR3L-1600,HUMA,96B FBGA	U4000	CRITICAL	CAMDRAM_TYPE:HYNIX_H
333S0704	1	1C,SDRAM,4GBIT,DDR3L-1600,DIE P,96B FBGA	U4000	CRITICAL	CAMDRAM_TYPE:ELPIDA
333S0698	1	1C,SDRAM,4GBIT,DDR3L-1600,REV E,96B FBGA	U4000	CRITICAL	CAMDRAM_TYPE:MICRON

SYNC MASTER=J44 SYNC DATE=01/03/2013

**BOM Configuration**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 3 OF 120  
SHEET: 3 OF 78

8 7 6 5 4 3 2 1




8 7 6 5 4 3 2 1


### Shield Cans




### Mounting Holes & Slots




### Rubber Mount Standoffs (860-1448)




### THERMAL MODULE STANDOFF (860-1645)




### SSD STANDOFF (806-5375)




### FAN STANDOFF (806-5376)



### POGO PINS (870-2451) SH0435 & SH0436 removed.





### RIO FLEX BRACKET BOSSES (860-2354)




8 7 6 5 4 3 2 1

SYNC MASTER=J44		SYNC DATE=08/12/2013	
<b>PD Parts</b>			
	Apple Inc.		DRAWING NUMBER <SCH_NUM> D
			REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH <BRANCH>
			PAGE 4 OF 120
			SHEET 4 OF 78





MCP Daisy-Chain Strategy:


Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.




SYNC MASTER=144		SYNC DATE=08/12/2013	
CPU GFX/NCTF/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	5 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	5 OF 78
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



CFG<10>:SAFE MODE BOOT 1 = NORMAL OPERATION 0 = POWER FEATURES NOT ACTIVE  
 CFG<9> :NO SVID-CAPABLE VR 1 = VR SUPPORTS SVID 0 = VR DOES NOT SUPPORT SVID  
 CFG<8> :ALLOW NOA ON LOCKED UNITS 1 = NORMAL OPERATION 0 = NOA ALWAYS UNLOCKED  
 CFG<4> :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED  
 CFG<1> :PCH-LESS MODE 1 = NORMAL OPERATION 0 = PCH-LESS MODE  
 CFG<0> :RESET SEQUENCE STALL 1 = NORMAL OPERATION 0 = STALL AFTER PCU PLL LOCK





SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>CPU DDR3/LPDDR3 Interfaces</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	7 OF 120
		SHEET	7 OF 78



HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.  
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.  
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

D

D

C


C

B

B

A

A



SYNC MASTER=144 SYNC DATE=08/12/2013

PAGE TITLE: CPU/PCH POWER

DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>


PAGE: 8 OF 120

SHEET: 8 OF 78

Apple Inc. logo

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED






SYNC MASTER=144		SYNC DATE=08/12/2013	
CPU/PCH GROUNDS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	9 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	9 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

All Intel recommendations from Intel doc #503160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 0.9 unless stated otherwise

### CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff  
 Apple implementation : 18x 22uF 0603 stuff, 80x 22uF 0603 nostuff


68 65 54 42 8\_PPVCC\_S0\_CPU



### CPU VDDQ DECOUPLING


Intel recommendation (Table 5-4): 2x 2.2uF 0402, 6x 10uF 0603  
 Apple implementation : 2x 2.2uF 0402, 6x 10uF 0402

73 65 41 0\_PP1V35\_S3\_CFUDDR




## CPU VCC Decoupling

SYNC MASTER=J44		SYNC DATE=08/12/2013	
<b>CPU Decoupling</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	10 OF 120
		SHEET	10 OF 78




LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>PCH Decoupling</b>		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	12 OF 120
		SHEET	11 OF 78



SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
PCH Audio/JTAG/SATA/CLK			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		13 OF 120	
SHEET		12 OF 78	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



CRITICAL OMIT\_TABLE

CRITICAL OMIT\_TABLE

PCIe Port assignments: SATA Port assignments:

SSD Lane 3	Primary HDD/SSD
SSD Lane 2	Reserved: ODD
SSD Lane 1	Unused
SSD Lane 0	Secondary HDD/SSD


CLOCK SIGNALS

LPC

TP ITPXDP

8 7 6 5 4 3 2 1

D



SLP\_S0# can be driven high outside of S0  
U1420 ensures signal will only be high in S0.

C


C

B

B

A

A



SYNC MASTER=J44 SYNC DATE=08/12/2013

PCH PM/PCI/GFX

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH\_NUM> D


REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 14 OF 120

SHEET 13 OF 78

8 7 6 5 4 3 2 1



PCIe Port Assignments:

Thunderbolt lane 0	PCIE TBT D2R N<0>	F10	PERN5_L0
Thunderbolt lane 1	PCIE TBT D2R P<0>	E10	PERP5_L0
Thunderbolt lane 2	PCIE TBT R2D C N<0>	C23	PETN5_L0
Thunderbolt lane 3	PCIE TBT R2D C P<0>	C22	PETP5_L0
AirPort	PCIE AP D2R N	G11	PERN3
AirPort	PCIE AP D2R P	F11	PERP3
AirPort	PCIE AP R2D C N	C29	PETN3
AirPort	PCIE AP R2D C P	B30	PETP3
Reserved: FireWire	NC PCIE FW D2RN	F13	PERN4
Reserved: FireWire	NC PCIE FW D2RP	G13	PERP4
Reserved: FireWire	NC PCIE FW R2D CN	B29	PETN4
Reserved: FireWire	NC PCIE FW R2D CP	A29	PETP4
SD Card Reader (& Ethernet if combo)	USB3RPCIE SD D2R N	G17	PERN1/USB3RN2
SD Card Reader (& Ethernet if combo)	USB3RPCIE SD D2R P	F17	PERP1/USB3RP2
SD Card Reader (& Ethernet if combo)	USB3RPCIE SD R2D C N	C30	PETN1/USB3TN2
SD Card Reader (& Ethernet if combo)	USB3RPCIE SD R2D C P	C31	PETP1/USB3TP2
Camera	PCIE CAMERA D2R N	F15	PERN2/USB3RN3
Camera	PCIE CAMERA D2R P	G15	PERP2/USB3RP3
Camera	PCIE CAMERA R2D C N	B31	PETN2/USB3TN3
Camera	PCIE CAMERA R2D C P	A31	PETP2/USB3TP3

CRITICAL OMIT TABLE

U0500 HASWELL-ULT 2C+GT2 BGA-TSP SYM 11 OF 19

PCIE USB

RSVD AM10 X NC

RSVD AM10 X NC

OC0\*/GPIO40 AL3 XDP USB\_EXTD\_OC\_L

OC1\*/GPIO41 AT1 XDP USB\_EXTB\_OC\_L

OC2\*/GPIO42 AH2 XDP USB\_EXTC\_OC\_L

OC3\*/GPIO43 AV3 XDP USB\_EXTD\_OC\_L



USB Port Assignments:

Ext A (LS/FS/HS)	USB2N0	AH8	USB_EXTD_N	BI3	33 71
Ext A (LS/FS/HS)	USB2P0	AH8	USB_EXTD_P	BI3	33 71
Ext B (LS/FS/HS)	USB2N1	AR7	USB_EXTB_N	BI7	63 71
Ext B (LS/FS/HS)	USB2P1	AT7	USB_EXTB_P	BI7	63 71
BT	USB2N2	AH9	USB_BT_N	BI9	29 71
BT	USB2P2	AF9	USB_BT_P	BI9	29 71
IR	USB2N3	AR10	NC USB_IRN	BI10	66 71
IR	USB2P3	AT10	NC USB_IRP	BI10	66 71
Trackpad	USB2N4	AH15	USB_TPAD_N	BI15	34 71
Trackpad	USB2P4	AL15	USB_TPAD_P	BI15	34 71
Unused	USB2N5	AH13	TP_USB_5N		71
Unused	USB2P5	AH13	TP_USB_5P		71
Reserved: Camera	USB2N6	AP11	NC_USB_CAMERAN		66 71
Reserved: Camera	USB2P6	AH11	NC_USB_CAMERAP		66 71
Reserved: SD (HS)	USB2N7	AR13	NC_USB_SDN		66 71
Reserved: SD (HS)	USB2P7	AP13	NC_USB_SDP		66 71
Ext A (SS)	USB3RN0	G20	USB3_EXTD_D2R_N	AN0	33 68 71
Ext A (SS)	USB3RP0	H20	USB3_EXTD_D2R_P	AN0	33 68 71
Ext B (SS)	USB3TN0	C33	USB3_EXTD_R2D_C_N	AN0	33 68 71
Ext B (SS)	USB3TP0	B34	USB3_EXTD_R2D_C_P	AN0	33 68 71
Ext A (SS)	USB3RN1	E18	USB3_EXTB_D2R_N	AN1	63 68 71
Ext A (SS)	USB3RP1	F18	USB3_EXTB_D2R_P	AN1	63 68 71
Ext B (SS)	USB3TN1	B33	USB3_EXTB_R2D_C_N	AN1	63 68 71
Ext B (SS)	USB3TP1	A33	USB3_EXTB_R2D_C_P	AN1	63 68 71

USB3 Port Assignments:

Ext A (SS)

Ext B (SS)



CRITICAL OMIT TABLE

U0500 HASWELL-ULT 2C+GT2 BGA-TSP SYM 7 OF 19

LPC

SMBUS


SPI

C-LINK

LPC_AD<0>	R1540	33	1	5k	1/20W	HP	201	LPC_AD_R<0>	AU14	LAD0
LPC_AD<1>	R1541	33	1	5k	1/20W	HP	201	LPC_AD_R<1>	AM12	LAD1
LPC_AD<2>	R1542	33	1	5k	1/20W	HP	201	LPC_AD_R<2>	AV12	LAD2
LPC_AD<3>	R1543	33	1	5k	1/20W	HP	201	LPC_AD_R<3>	AM11	LAD3
LPC_FRAME_L	R1544	33	1	5k	1/20W	HP	201	LPC_FRAME_R_L	AV12	LFRAME*
SPI_CLK_R								SPI_CLK (1PU)	AA3	SPI_CLK
SPI_CS0_R_L								SPI_CS0* (1PU)	Y7	SPI_CS0*
TP_SPI_CS1_L								SPI_CS1* (1PU)	Y4	SPI_CS1*
TP_SPI_CS2_L								SPI_CS2* (1PU)	AC2	SPI_CS2*
SPI_MOSI_R								SPI_MOSI (1PU/1PD)	AA2	SPI_MOSI
SPI_MISO								SPI_MISO (1PU)	AA4	SPI_MISO
SPI_IO<2>								SPI_IO2 (TPU)	Y6	SPI_IO2
SPI_IO<3>								SPI_IO3 (TPU)	AF1	SPI_IO3

SMBALERT*/GPIO11	AN2	PCH_SMBALERT_L	14
SMBCLK	AP2	SMBUS_PCH_CLK	16 19 39 63 68 72
SMBDATA	AH1	SMBUS_PCH_DATA	16 19 39 63 68 72
SML0ALERT*/GPIO60	AL2	WOL_EN	14 68
SML0CLK	AN1	SML_PCH_0_CLK	39 72
SML0DATA	AK1	SML_PCH_0_DATA	39 72
SML1ALERT*/PCHHOT*/GPIO73	AH4	PCH_SML1ALERT_L	38
SML1CLK GPIO75	AH3	SMBUS_SMC_1_S0_SCL	32 36 39 43 68 72 76
SML1DATA/GPIO74	AH3	SMBUS_SMC_1_S0_SDA	32 36 39 43 68 72 76
CL_CLK	AF2	NC_CLINK_CLK	66
CL_DATA	AD2	NC_CLINK_DATA	66
CL_RST*	AF4	NC_CLINK_RESET_L	66

SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.



SYNC MASTER=144 SYNC DATE=08/12/2013

PAGE TITLE: PCH PCIe/USB/LPC/SPI/SMBus

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 15 OF 120

SHEET: 14 OF 78



BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H





GPIOL2:  
 CR: TBT\_GO2SX\_BIDIR, requires 100k pull-up to SUB  
 RR/FR: DPHDMIMUX\_SEL\_TBT, requires 100k pull-up to TBTLC

**CRITICAL OMIT TABLE**

U0500 HASWELL-ULT 2C+CP12 BGA-TSF SYM 10 OF 19	BMBUSY*/GPIO76	P1	XDP_PCH_GPIO76	15 16
	GPIO8	AU2	XDP_MLB_RAMCFG0	15 16 18
	LAN_PHY_PWR_CTRL/GPIO12	AM7	HDMITBTMUX_SEL_TBT	66 64 23
	GPIO15 (IPD-RSMRST#)	AD6	MEM_VDD_SEL_IV5_L	55
	GPIO16	Y1	XDP_LPCPLUS_GPIO	68 45 16 15
	GPIO17	T3	XDP_PCH_GPIO17	16 15
	GPIO24	AD5	SD_RESET_L	63 15
	GPIO27 (IPD-DeepSx)	AN5	SMC_WAKE_SCI_L	36 15
	GPIO28	AD7	TPAD_SPI_INT_L	15
	GPIO26	AN3	TPAD_USB_IF_EN	15
	GPIO56	AG6	SSD_PWR_EN	61 60 30 15
	GPIO57	AP1	PCH_TBT_PCIE_RESET_L	68 15
	GPIO58	AL4	HDD_PWR_EN	68 15
	GPIO59	AT5	XDP_SDCONN_STATE_CHANGE_L	18 16 15 13
	GPIO44	AK4	SD_PWR_EN	63 15
	GPIO47	AB6	TBT_PWR_EN	23 15
	GPIO48	U4	XDP_JTAG_ISP_TCK	16 15
	GPIO49	Y3	XDP_JTAG_ISP_TDI	16 15
	GPIO50	P3	JTAG_TBT_TMS_PCH	18 15
	HSIOPC/GPIO71	Y2	PCH_HSIO_PWR_EN	60 15
	GPIO13	AT3	TPAD_SPI_IF_EN	15
	GPIO14	AH4	XDP_MLB_RAMCFG3	18 16 15
	GPIO25	AM4	SPIROM_USE_MLB	72 68 45 15
	GPIO45	AG5	CAMERA_PWR_EN_PCH	18 15
	GPIO46	AG3	FW_PWR_EN	68 15
	GPIO9	AM3	XDP_MLB_RAMCFG1	18 16 15
	GPIO10	AM2	XDP_MLB_RAMCFG2	18 16 15
	DEVSLP0*/GPIO33	P2	SSD_DEVSLP	30 15
	SDIO_POWER_EN/GPIO70	C4	AP_SOIX_WAKE_SEL	29 15
	DEVSLP1*/GPIO38	L2	SSD_RESET_L	29 15
	DEVSLP2*/GPIO39	N5	FW_PME_L	68 15
	SPKR/GPIO81 (IPD-PLTRST#)	V2	PCH_TCO_TIMER_DISABLE	68 15

PP1V05_S0	D60	PM_THRMTRIP_L	37 72
	V4	TBT_CIO_PLUGIN_EVENT_L	18 23 72
	T4	LPC_SERIRO	15 36 45 68
	AW15	PCH_OPI_COMP	15 36 45 68
	AF20	XNC	
	AB21	XNC	
	RSVD		
	RSVD		
	R6	PCH_GSPIO_CS_L	15
	L6	PCH_GSPIO_CLK	15
	N6	PCH_GSPIO_MISO	15
	L8	PCH_GSPIO_MOSI	15
	R7	TPAD_SPI_CS_L	15
	L5	TPAD_SPI_CLK	15
	N7	TPAD_SPI_MISO	15
	K2	TPAD_SPI_MOSI	15
	J1	AP_SOIX_WAKE_L	15 29
	K3	HDMITBTMUX_FLAG_L	15 64
	J2	JTAG_ISP_TDO	15 18
	G1	AP_RESET_L	15 18
	K4	PCH_UART1_RXD	15
	G2	PCH_UART1_TXD	15
	J3	PCH_UART1_RTS_L	15
	J4	PCH_UART1_CTS_L	15
	F2	PCH_I2C0_SDA	15
	F3	PCH_I2C0_SCL	15
	G4	PCH_I2C1_SDA	15
	F1	PCH_I2C1_SCL	15
	E3	TBT_POC_RESET_L	24
	F4	BT_PWRRST_L	15 68
	D3	PCH_STRP_TOPBLK_SWP_L	15 38
	E4	ENET_MEDIA_SENSE	15 68
	C3	LCD_IRO_L	15 62 68
	E2	LCD_PSR_EN	15 62

Pull-up/down on chipset support page (depends on TBT controller)  
 Cactus Ridge: Alias to TBT\_CIO\_PLUGIN\_EVENT, requires pull-down.  
 Redwood Ridge: Alias to TBT\_CIO\_PLUGIN\_EVENT\_L, requires pull-up (S0).



Pull-up on TBT page  
 Requires connection to SMC via 1K series R

PP3V3_S0	8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37
PP3V3_S5	8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37
PP3V3_S3	15 18 19 39 42 60 65 68
PP3V3_S3	15 18 19 39 42 60 65 68
PP3V3_S3	15 18 19 39 42 60 65 68
PP3V3_S3RS0_CAMERA	31 42
PP3V3_S0	8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37
PP3V3_S0	8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37
TBTLC for CR, S0 for RR	
R1610 100K	XDP_PCH_GPIO76 15 16
R1614 100K	XDP_LPCPLUS_GPIO 15 16 45 68
R1615 100K	XDP_PCH_GPIO17 15 16
SD ON MLB	
R1616 100K	SD_RESET_L 15 63
R1617 100K	SMC_WAKE_SCI_L 15 36
R1618 100K	TPAD_SPI_INT_L 15
R1619 100K	TPAD_USB_IF_EN 15
R1620 100K	SSD_PWR_EN 15 30 60 61
R1622 100K	HDD_PWR_EN 15 68
R1623 100K	XDP_SDCONN_STATE_CHANGE_L 15 16 18
R1624 100K	SD_PWR_EN 15 63
R1625 100K	TBT_PWR_EN 15 23
R1626 100K	XDP_JTAG_ISP_TCK 15 16
R1627 100K	XDP_JTAG_ISP_TDI 15 16
R1628 100K	JTAG_TBT_TMS_PCH 15 18
R1629 100K	PCH_HSIO_PWR_EN 15 60
R1630 100K	TPAD_SPI_IF_EN 15
R1632 100K	NO STUFF
R1633 100K	SPIROM_USE_MLB 15 45 68 72
R1634 100K	CAMERA_PWR_EN_PCH 15 18
R1637 100K	FW_PWR_EN 15 68
R1638 100K	SSD_DEVSLP 15 30
R1638 100K	AP_SOIX_WAKE_SEL 15 29
R1640 100K	FW_PME_L 15 68
R1652 10K	LPC_SERIRO 15 36 45 68
R1670 100K	JTAG_ISP_TDO 15 18
R1691 100K	BT_PWRRST_L 15 68
R1693 100K	ENET_MEDIA_SENSE 15 68
R1694 10K	LCD_IRO_L 15 62 68
R1695 100K	LCD_PSR_EN 15 62

R1616 should also be stuffed if platform does not use SD card

PP3V3_S0	30 28 24 72 68 65 64 62 61 60
PCH_GSPIO_CS_L	R1660 100K 1 2 5% 1/20W MF 201
PCH_GSPIO_CLK	R1661 100K 1 2 5% 1/20W MF 201
PCH_GSPIO_MISO	R1662 100K 1 2 5% 1/20W MF 201
PCH_GSPIO_MOSI	R1663 100K 1 2 5% 1/20W MF 201
TPAD_SPI_CS_L	R1664 47K 1 2 5% 1/20W MF 201
TPAD_SPI_CLK	R1665 47K 1 2 5% 1/20W MF 201
TPAD_SPI_MISO	R1666 47K 1 2 5% 1/20W MF 201
TPAD_SPI_MOSI	R1667 47K 1 2 5% 1/20W MF 201
AP_SOIX_WAKE_L	R1668 100K 1 2 5% 1/20W MF 201
HDMITBTMUX_FLAG_L	R1669 100K 1 2 5% 1/20W MF 201
PCH_UART1_RXD	R1672 100K 1 2 5% 1/20W MF 201
PCH_UART1_TXD	R1673 100K 1 2 5% 1/20W MF 201
PCH_UART1_RTS_L	R1674 100K 1 2 5% 1/20W MF 201
PCH_UART1_CTS_L	R1675 100K 1 2 5% 1/20W MF 201
PCH_I2C0_SDA	R1676 100K 1 2 5% 1/20W MF 201
PCH_I2C0_SCL	R1677 100K 1 2 5% 1/20W MF 201
PCH_I2C1_SDA	R1678 100K 1 2 5% 1/20W MF 201
PCH_I2C1_SCL	R1679 100K 1 2 5% 1/20W MF 201

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>PCH GPIO/MISC/LPIO</b>			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	16 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	15 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	





### Extra BPM Testpoints

- XDP\_BPM\_L<2> TP1802
- XDP\_BPM\_L<3> TP1803
- XDP\_BPM\_L<4> TP1804
- XDP\_BPM\_L<5> TP1805
- XDP\_BPM\_L<6> TP1806
- XDP\_BPM\_L<7> TP1807

### Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.



TDI and TMS are terminated in CPU.

### PCH XDP Signals


These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

#### PCH/XDP Signals

- XDP\_MLB\_RAMCFG0 TP1870
- XDP\_USB\_EXT\_A\_OC\_L MAKE\_BASE=TRUE TP1873
- XDP\_USB\_EXT\_B\_OC\_L MAKE\_BASE=TRUE TP1874
- XDP\_USB\_EXT\_C\_OC\_L TP1876
- XDP\_USB\_EXT\_D\_OC\_L TP1877
- XDP\_SDCONN\_STATE\_CHANGE\_L MAKE\_BASE=TRUE TP1878
- XDP\_MLB\_RAMCFG1 TP1876
- XDP\_MLB\_RAMCFG2 TP1877
- XDP\_MLB\_RAMCFG3 TP1878



#### Non-XDP Signals

- XDP\_USB\_EXT\_A\_OC\_L
- XDP\_USB\_EXT\_B\_OC\_L
- XDP\_SDCONN\_STATE\_CHANGE\_L
- JTAG\_ISP\_TCK
- SSD\_PCIE\_SEL\_L
- XDP\_LPCPLUS\_GPIO
- JTAG\_ISP\_TDI



Unused & MLB\_RAMCFGx GPIOs have TPs.  
 USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.  
 SDCONN\_STATE\_CHANGE\_L is aliased, do not plug/unplug SD Cards during PCH debug.  
 JTAG\_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.  
 NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.  
 SSD\_PCIEx\_SEL\_L straps are connected via 1K to common net.  
 LPCPLUS\_GPIO is aliased, do not attempt use during PCH debug.

### CPU JTAG Isolation



SYNC MASTER=J44		SYNC DATE=08/12/2013	
<b>CPU/PCH Merged XDP</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	18 OF 120
		SHEET	16 OF 78



# System RTC Power Source & 32kHz / 25MHz Clock Generator


Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042).


**PP3V42\_G3H**  
Coin-Cell: VBAT (300-ohm & 10uF RC)  
No Coin-Cell: 3.42V G3Hot  
**PP3V3\_S5**  
Coin-Cell & G3Hot: 3.42V G3Hot  
Coin-Cell & No G3Hot: 3.3V S5  
No Coin-Cell: 3.3V S5

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.


CAM XTAL Power  
TBT XTAL Power




## PCH 24MHz Crystal



## PCH 24MHz Outputs




## PCH Reset Button




## Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




## PCH ME Disable Strap




PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

## VCCST (1.05V S0) PWRGD



## PCH PWROK Generation



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
197S0480	1	XTAL, 25MHZ, 20PPM, 12PF, 3.2X2.5X.6MM, 85C	Y1905		

SYNC MASTER=J44 SYNC DATE=08/12/2013


### Chipset Support

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	19 OF 120
SHEET	17 OF 78


### Platform Reset Connections




### GreenCLK 25MHz Power




### Scrub for Layout Optimization




### SDCONN\_STATE\_CHANGE Isolation



### Redwood Ridge JTAG Isolation




### Power State Debug LEDs




NOTE: Solution shown is for LPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention.

NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary. Multi-router designs also require different circuitry.

Pin N61 needs a TP for Power to perform iFDIM test  
Renaming the pins N61 and P61 to remove automatic diffpari property



### RAM Configuration Straps



SYNC MASTER=J44		SYNC DATE=08/12/2013	
Project Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	20 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	18 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




### Page Notes

Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA


BOM options provided by this page:  
 - DDRVREF\_DAC - Stuffs DAC margining circuit.

## CPU-Based Margining



## DAC-Based Margining


DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V)
Margining target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0x8A)
Vref current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output

## VRef Dividers

Always used, regardless of margining option.




SYNC MASTER=J44 SYNC DATE=08/12/2013

**DDR3 VREF MARGINING**

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 22 OF 120  
 SHEET: 19 OF 78



SDRAM BYPASSING (NOTE: 4X 2.2UF AND 6X 0.1UF PER CHIP)

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDR3 SDRAM Bank A (Rank 0)			
DRAWING NUMBER		SIZE	
Apple Inc.		<SCH_NUM> D	
REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
23 OF 120		20 OF 78	




SDRAM BYPASSING (NOTE: 4X 2.2UF AND 6X 0.1UF PER CHIP)

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDR3 SDRAM BANK B (RANK 0)			
DRAWING NUMBER		FILE	
<SCH NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		25 OF 120	
SHEET		21 OF 78	


### Memory ODT Option

MEM\_ODT:CPU drives ODT from CPU, terminated to 0.675V VTT.  
MEM\_ODT:PU disconnect ODT from CPU, ODT pins on DRAM pulled up to 1.35V VDDQ.




### Memory Reset Pull Up

Reset is an open drain in Haswell ULT and needs pull up




### Memory Clock Near-End Termination

Place Source C termination before first DRAM




### Memory Clock Far-End Termination


Place RC end termination after last DRAM





### Memory CMD/CTL Termination - Channel A




### MEMORY RPACK SPARES



### Memory CMD/CTL Termination - Channel B



SYNC MASTER=J44 YONAS-4GB		SYNC DATE=04/02/2013	
<b>DDR3 Termination</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		27 OF 120	
SHEET		22 OF 78	



CRITICAL OMIT TABLE

PCIE_TBT_R2D_C_P<0>	C2800	16V	PCIE_TBT_R2D_P<0>	AB9	PERP_0
PCIE_TBT_R2D_C_N<0>	C2801	16V	PCIE_TBT_R2D_N<0>	AA10	PERN_0
PCIE_TBT_R2D_C_P<1>	C2802	16V	PCIE_TBT_R2D_P<1>	AA12	PERP_1
PCIE_TBT_R2D_C_N<1>	C2803	16V	PCIE_TBT_R2D_N<1>	AB13	PERN_1
PCIE_TBT_R2D_C_P<2>	C2804	16V	PCIE_TBT_R2D_P<2>	AB15	PERP_2
PCIE_TBT_R2D_C_N<2>	C2805	16V	PCIE_TBT_R2D_N<2>	AA16	PERN_2
PCIE_TBT_R2D_C_P<3>	C2806	16V	PCIE_TBT_R2D_P<3>	AA18	PERP_3
PCIE_TBT_R2D_C_N<3>	C2807	16V	PCIE_TBT_R2D_N<3>	AB19	PERN_3

TP_TBT_MONDC0	AD23	MONDC0
TP_TBT_MONDC1	AC24	MONDC1
TBT_MONOBSP	W18	MONOBSP
TBT_MONOBSN	W16	MONOBSN
TBTTHMSNS_DI_P	AB7	THERMDA
TBT_TBT_MONDC0	AD23	MONDC0
TBT_TBT_MONDC1	AC24	MONDC1
TBT_TBT_MONOBSP	W18	MONOBSP
TBT_TBT_MONOBSN	W16	MONOBSN
TBT_TBTTHMSNS_DI_P	AB7	THERMDA
TBT_TBT_TBT_MONDC0	AD23	MONDC0
TBT_TBT_TBT_MONDC1	AC24	MONDC1
TBT_TBT_TBT_MONOBSP	W18	MONOBSP
TBT_TBT_TBT_MONOBSN	W16	MONOBSN
TBT_TBT_TBTTHMSNS_DI_P	AB7	THERMDA

DP_TBTSNK0_ML_P<3>	E14	DPSNK0_3_P
DP_TBTSNK0_ML_N<3>	D13	DPSNK0_3_N
DP_TBTSNK0_ML_P<2>	E16	DPSNK0_2_P
DP_TBTSNK0_ML_N<2>	D15	DPSNK0_2_N
DP_TBTSNK0_ML_P<1>	E18	DPSNK0_1_P
DP_TBTSNK0_ML_N<1>	D17	DPSNK0_1_N
DP_TBTSNK0_ML_P<0>	E20	DPSNK0_0_P
DP_TBTSNK0_ML_N<0>	D19	DPSNK0_0_N
DP_TBTSNK0_AUXCH_P	G4	DPSNK0_AUX_P
DP_TBTSNK0_AUXCH_N	G2	DPSNK0_AUX_N
DP_TBTSNK0_HPD	AB5	DPSNK0_HPD
DP_TBTSNK1_ML_P<3>	E6	DPSNK1_3_P
DP_TBTSNK1_ML_N<3>	D13	DPSNK1_3_N
DP_TBTSNK1_ML_P<2>	E8	DPSNK1_2_P
DP_TBTSNK1_ML_N<2>	D7	DPSNK1_2_N
DP_TBTSNK1_ML_P<1>	E10	DPSNK1_1_P
DP_TBTSNK1_ML_N<1>	D9	DPSNK1_1_N
DP_TBTSNK1_ML_P<0>	E12	DPSNK1_0_P
DP_TBTSNK1_ML_N<0>	D11	DPSNK1_0_N
DP_TBTSNK1_AUXCH_P	H3	DPSNK1_AUX_P
DP_TBTSNK1_AUXCH_N	H1	DPSNK1_AUX_N
DP_TBTSNK1_HPD	U4	DPSNK1_HPD

TBT_A_R2D_C_P<0>	G24	PA_CIO0_TX_P/DPSRC_0_P
TBT_A_R2D_C_N<0>	E24	PA_CIO0_TX_N/DPSRC_0_N
TBT_A_D2R_P<0>	G22	PA_CIO0_RX_P
TBT_A_D2R_N<0>	E22	PA_CIO0_RX_N
TBT_A_CONFIG1_BUF	P1	PA_CONFIG1/CIO_0_LSEO
TBT_A_CONFIG2_RC	K5	PA_CONFIG2/CIO_0_LSEO
TBT_A_R2D_C_P<1>	L24	PA_CIO1_TX_P/DPSRC_2_P
TBT_A_R2D_C_N<1>	J24	PA_CIO1_TX_N/DPSRC_2_N
TBT_A_D2R_P<1>	L22	PA_CIO1_RX_P
TBT_A_D2R_N<1>	J22	PA_CIO1_RX_N
TBT_A_LSTX	N8	PA_LSTX/CIO_1_LSEO
TBT_A_LSRX	J6	PA_LSRX/CIO_1_LSEO
DP_TBTPA_ML_C_P<1>	A16	PA_DPSRC_1_P
DP_TBTPA_ML_C_N<1>	B17	PA_DPSRC_1_N
DP_TBTPA_ML_C_P<2>	A18	PA_DPSRC_2_P
DP_TBTPA_ML_C_N<2>	B19	PA_DPSRC_2_N
DP_TBTPA_AUXCH_C_P	L4	PA_AUX_P
DP_TBTPA_AUXCH_C_N	L2	PA_AUX_N
DP_TBTPA_HPD	M3	PA_DPSRC_HPD
TBT_A_HV_EN	N8	GPIO_0/PA_HV_EN/BYP0
TBT_A_CIO_SEL	N2	GPIO_10/PA_CIO_SEL/BYP1
TBT_A_DP_PWRDN	P3	GPIO_12/PA_DP_PWRDN/BYP2

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.

NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

SYNC MASTER=J44		SYNC DATE=08/12/2013	
Thunderbolt Host (1 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			
PAGE		28 OF 120	
SHEET		23 OF 78	

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A



EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

8 7 6 5 4 3 2 1

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
	Apple Inc.	DRAWING NUMBER	<SCH NUM> D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	29 OF 120
		SHEET	24 OF 78




### Page Notes

Power aliases required by this page:  
 - =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 - =PP15V\_TBT\_REG (15V Boost Output)


Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

## Thunderbolt 15V Boost Regulator



### BATLOW# Isolation




SYNC MASTER=144		SYNC DATE=08/12/2013	
Thunderbolt Mobile Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	30 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	25 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





### 3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3310,R3313		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3311,R3314		TBTHV:P12V

Nominal	Min	Max	
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)

### Thunderbolt Connector B



SYNC MASTER=J44 SYNC DATE=08/12/2013

Apple Inc.


Thunderbolt Connector B

DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 33 OF 120  
 SHEET: 27 OF 78

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


### DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface.  
 DP++ spec violation, should remove!  
 NOTE: Only DDC\_DATA is sensed, so DDC\_CLK pull-ups are unstuffed.



SAI/SBI = 1: INA == OUTA0, INB == OUTB0  
 SAI/SBI = 0: INA == OUTB0, INB == OUTA0

Second FET needed for dual-port designs.  
 CONNECTS TO TBTBTS\_PWREN\_L ON PAGE 30.




SYNC MASTER=J44		SYNC DATE=08/12/2013	
DDC Crossbar			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	34 OF 120
		SHEET	28 OF 78


8 7 6 5 4 3 2 1

D  
C  
B  
A

### PCIe Wake Muxing






### BLUETOOTH




SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>WIRELESS SUPPORT</b>			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	35 OF 120
		SHEET	29 OF 78

8 7 6 5 4 3 2 1




SMC\_PWRFAIL\_WARN\_L:  
There is 10k pullup on the SSD, its OPEN drain on SMC.



Gumstick3 Connector

SYNC MASTER=J44		SYNC DATE=08/12/2013	
SSD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		<SCH_NUM>	D
REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	37 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	30 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

SYNCH\_MASTER=J44 SYNCH\_DATE=08/12/2013

PAGE TITLE: Camera 1 of 2


DRAWING NUMBER: <SCH NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 39 OF 120

SHEET: 31 OF 78




PAGE TITLE		SYNC DATE=08/12/2013	
<b>Camera 2 of 2</b>		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	40 OF 120
		SHEET	32 OF 78







RIGHT USB PORT A

USB Port Power Switch



Mojo SMC Debug Mux


THE PI3USB102E CAN CLAMP VOLTAGE IN THE INTERNAL USB PINS



SYNC MASTER=J44		SYNC DATE=08/12/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	33 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


### IPD Flex Connector

CRITICAL  
J4800  
FF14-18C-R11DL  
F-RT-SM




### SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.  
Keys ANDed with PSOC power to isolate when PSOC is not powered.  
No IPD on OE input pin PP3V3\_S4 (symbol error).




### Keyboard Connector

518S0752  
CRITICAL  
J4813



### PSOC USB CONTROLLER


- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



### TPAD Buttons Disable

PLACE THESE COMPONENTS CLOSE TO J4800  
THIS ASSUMES THERE'S A PP3V42\_G3H PULL UP ON MLB

THE TPAD BUTTONS WILL BE DISABLE  
WHEN THE LID IS CLOSED  
LID OPEN => SMC\_LID\_LC ~ 3.42V  
LID CLOSE => SMC\_LID\_LC < 0.50V



IC	PIN	NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W	
		800A		0.204 V	16.32E-6 W	
		60MA (MAX)	10 OHM	0.6 V	36E-3 W	
3V3 LDO	VDD	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W	
		8MA (TYP)	1.5 OHM	0.012 V	96E-6 W	
		14MA (MAX)		0.021 V	294E-6 W	
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W	

SYNC MASTER=J44 SYNC DATE=08/12/2013  
PAGE TITLE: KEYBOARD/TRACKPAD (1 OF 2)


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 48 OF 120  
SHEET: 34 OF 78



### Keyboard Backlight Connector



www.chinafix.com

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE <b>KEYBOARD/TRACKPAD (2 OF 2)</b>			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 49 OF 120		SHEET 35 OF 78	

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A




NOTE:  
SMS INTERRUPT IS NOT USED, PULL UP TO SMC RAIL.

NOTE:  
Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J44		SYNC DATE=08/12/2013	
<b>SMC</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	50 OF 120
		SHEET	36 OF 78




### SMC Reset "Button", Supervisor & AVREF Supply




MR1\* and MR2\* must both be low to cause manual reset.  
Used on mobiles to support SMC reset via keyboard.  
NOTE: Internal pull-ups are to VIN, not V+.

### Debug Power "Buttons"




### SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz



### SMC12 PECl Support



SMC\_BC\_ACOK == SMC BC ACOK MAKE\_BASE=TRUE

SMC\_PME\_S4\_DARK\_L == SMC PME S4 DARK\_L MAKE\_BASE=TRUE

PM\_CLK32K\_SUSCLK\_R1 == SMC\_CLK32K PLACE\_NEAR=H0550\_A6115\_100

51 45 39 38 37 36 34 33 30 17	PP3V42_G3H		
68 65 64 63 60 42 38 34 29 18	PP3V3_S4		
30 29 24 18 17 16 15 14 13 12 11 10 9 8 6 5	PP3V3_S0		
37 36 23 18	SMC_PME_S4_DARK_L	R5167 100K 1 2	5% 1/20W MF 201
36	SMC_DP_HPD_L	R5168 100K 1 2	5% 1/20W MF 201
68 37 36 34	SMC_ONOFF_L	R5170 10K 1 2	5% 1/20W MF 201
38 36	SMC_SENSOR_ALERT_L	R5172 10K 1 2	5% 1/20W MF 201
38 36 34	SMC_LID	R5171 100K 1 2	5% 1/20W MF 201
68 45 36	SMC_TX_L	R5173 10K 1 2	5% 1/20W MF 201
68 45 36	SMC_RX_L	R5174 100K 1 2	5% 1/20W MF 201
71 36 33	SMC_DEBUGPRT_TX_L	R5175 20K 1 2	5% 1/20W MF 201
71 36 33	SMC_DEBUGPRT_RX_L	R5176 20K 1 2	5% 1/20W MF 201
68 45 36	SMC_TMS	R5177 10K 1 2	5% 1/20W MF 201
68 45 36	SMC_TDO	R5178 10K 1 2	5% 1/20W MF 201
68 45 36	SMC_TDI	R5179 10K 1 2	5% 1/20W MF 201
68 45 36	SMC_TCK	R5180 10K 1 2	5% 1/20W MF 201
52 51 37 36	SMC_BC_ACOK	R5187 100K 1 2	5% 1/20W MF 201
36	SMC_S5_PWRGD_VIN	R5192 100K 1 2	5% 1/20W MF 201
36	SMS_INT_L	R5193 10K 1 2	5% 1/20W MF 201
37 36	CPU_THRMTRIP_3V3	R5117 100K 1 2	5% 1/20W MF 201
68 45	SMC_ROMBOOT		
		R5188 1K 1 2	5% 1/20W MF 201
61 56 36	SMC_PM_G2_EN	R5198 100K 1 2	5% 1/20W MF 201
36 13	SMC_ADAPTER_EN	R5185 10K 1 2	5% 1/20W MF 201
37 36	SMC_THRMTRIP	R5186 10K 1 2	5% 1/20W MF 201
72 36 25 24 17	SMC_DELAYED_PWRGD	R5191 100K 1 2	5% 1/20W MF 201
61 36	SMC_S4_WAKESRC_EN	R5190 100K 1 2	5% 1/20W MF 201

SYNC MASTER=J44 SYNC DATE=08/12/2013

SMC Shared Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
51 OF 120	
SHEET	
37 OF 78	




8 7 6 5 4 3 2 1


### SMC12 ADC Assignments

40 38 36	OUTP	SMC_CPU_HI_ISENSE	=	SMC_CPU_HI_ISENSE	IN	36 38 40
40 38 36	OUTP	SMC_PBUS_VSENSE	=	SMC_PBUS_VSENSE	IN	36 38 40
40 38 36	OUTP	SMC_BMON_ISENSE	=	SMC_BMON_ISENSE	IN	36 38 40
40 38 36	OUTP	SMC_DCIN_ISENSE	=	SMC_DCIN_ISENSE	IN	36 38 40
40 38 36	OUTP	SMC_DCIN_VSENSE	=	SMC_DCIN_VSENSE	IN	36 38 40
41 38 36	OUTP	SMC_BMON_DISCRETE_ISENSE	=	SMC_BMON_DISCRETE_ISENSE	IN	36 38 42
41 38 36	OUTP	SMC_CPU_ISENSE	=	SMC_CPU_ISENSE	IN	36 38 41
40 38 36	OUTP	SMC_OTHER5V_HI_ISENSE	=	SMC_OTHER5V_HI_ISENSE	IN	36 38 40
40 38 36	OUTP	SMC_OTHER3V3_HI_ISENSE	=	SMC_OTHER3V3_HI_ISENSE	IN	36 38 40
41 38 36	OUTP	SMC_DDR_ISENSE	=	SMC_DDR_ISENSE	IN	36 38 41
40 38 36	OUTP	SMC_LCDBKLT_ISENSE	=	SMC_LCDBKLT_ISENSE	IN	36 38 40
38 36	OUTP	SMC_ADC11_PD	=	SMC_ADC11_PD	IN	36 38
38 36	OUTP	SMC_ADC12_PD	=	SMC_ADC12_PD	IN	36 38
41 38 36	OUTP	SMC_SSD_ISENSE	=	SMC_SSD_ISENSE	IN	36 38 41
41 38 36	OUTP	SMC_PP3V3S0_ISENSE	=	SMC_PP3V3S0_ISENSE	IN	36 38 41
42 38 36	OUTP	SMC_CAMERA_ISENSE	=	SMC_CAMERA_ISENSE	IN	36 38 42
38 36	OUTP	SMC_ADC16_PD	=	SMC_ADC16_PD	IN	36 38
41 38 36	OUTP	SMC_PP5V5S0_ISENSE	=	SMC_PP5V5S0_ISENSE	IN	36 38 41
41 38 36	OUTP	SMC_CPUDDR_ISENSE	=	SMC_CPUDDR_ISENSE	IN	36 38 41
41 38 36	OUTP	SMC_PCH_ISENSE	=	SMC_PCH_ISENSE	IN	36 38 41
42 38 36	OUTP	SMC_CPU_VSENSE	=	SMC_CPU_VSENSE	IN	36 38 42
42 38 36	OUTP	SMC_LCDPANEL_ISENSE	=	SMC_LCDPANEL_ISENSE	IN	36 38 42
42 38 36	OUTP	SMC_CPU_IMON_ISENSE	=	SMC_CPU_IMON_ISENSE	IN	36 38 42
42 38 36	OUTP	SMC_TBT_ISENSE	=	SMC_TBT_ISENSE	IN	36 38 42

### Thermal Alerts



### Hall Effect Pads



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
677-0912	1	SUBASSY,PCBA HALL EFFECT,J44	J5250	CRITICAL	

639-4502 (J44 HALL EFFECT BOARD) REPORTS TO 677-0912

Specify one of these BOM GROUPS.

BOM GROUP	BOM OPTIONS
CPUTHRM:BOTH	CPUTHRM_THRM:SMC,CPUTHRM_ALERT:SMC
CPUTHRM:THRM	CPUTHRM_THRM:SMC,CPUTHRM_ALERT:PU
CPUTHRM:ALRT	CPUTHRM_THRM:PU,CPUTHRM_ALERT:SMC
CPUTHRM:NONE	CPUTHRM_THRM:PU,CPUTHRM_ALERT:PU

Specify one of these BOM GROUPS.

BOM GROUP	BOM OPTIONS
TBTHRM:BOTH	TBTHRM_THRM:SMC,TBTHRM_ALERT:SMC
TBTHRM:THRM	TBTHRM_THRM:SMC,TBTHRM_ALERT:PU
TBTHRM:ALRT	TBTHRM_THRM:PU,TBTHRM_ALERT:SMC
TBTHRM:NONE	TBTHRM_THRM:PU,TBTHRM_ALERT:PU
TBTHRM:GONE	

Requires EMC1412-1 or EMC1412-2 instead of EMC1412-A, new APN needs to be created.




### SMC12 Pin Assignments

38 36	NC_SMBUS_SMC_4_ASF_SCL	=	NC_SMBUS_SMC_4_ASF_SCL	36 38
38 36	NC_SMBUS_SMC_4_ASF_SDA	=	NC_SMBUS_SMC_4_ASF_SDA	36 38
38 36	NC_BDV_BKL_PWM	=	NC_BDV_BKL_PWM	36 38
38 36	NC_SMC_SYS_LED	=	NC_SMC_SYS_LED	36 38
38 36	NC_SMC_GFX_THROTTLE_L	=	NC_SMC_GFX_THROTTLE_L	36 38
38 36	NC_SMC_GFX_OVERTEMP	=	NC_SMC_GFX_OVERTEMP	36 38
38 36	NC_SMC_FAN_1_CTL	=	NC_SMC_FAN_1_CTL	36 38
38 36	NC_SMC_FAN_1_TACH	=	NC_SMC_FAN_1_TACH	36 38
38 36	NC_SMC_5VSW_PWR_EN	=	NC_SMC_5VSW_PWR_EN	36 38
38 36	NC_SMC_FAN_5_CTL	=	NC_SMC_FAN_5_CTL	36 38
38 36	NC_SMC_BIL_BUTTON_L	=	NC_SMC_BIL_BUTTON_L	36 38
38 36	NC_MEM_EVENT_L	=	NC_MEM_EVENT_L	36 38
38 36	NC_SMC_T101_COM_1	=	NC_SMC_T101_COM_1	36 38
38 36	NC_SMC_ACTUATOR_DISABLE_L	=	NC_SMC_ACTUATOR_DISABLE_L	36 38

### S4 SMC Wake Sources




### Top Block Swap



PAGE TITLE	
SMC Project Support	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
	REVISION <E4LABEL>
	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 52 OF 120	SHEET 38 OF 78


8 7 6 5 4 3 2 1




Internal DP	J44	Samsung	LGD
Parade T-con - (0x10-0x2F or 0x30-0x4F)	Y	Y	Y

SYNC MASTER=J44		SYNC DATE=08/12/2013	
<b>SMBus Connections</b>			
Apple Inc.	DRAWING NUMBER	<SCH NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	53 OF 120	
	SHEET	39 OF 78	


### LYNX POINT LP S0 "SMBus 0" Connections




### SMC SMBus "0" S0 Connections




### SMC SMBus "5" G3H Connections




### SMC SMBus "3" S0 Connections




### SMC SMBus "2" S3 Connections




### LYNX POINT LP S0 "SMLink 0" Connections



### SMC SMBus "1" S0 Connections



### LYNX POINT LP S0 "SMLink 1" Connections




SMLink 1 is slave port to access PCH.




### CPU High Side Current Sense (IC0R)

Gain: 100x, EDP: 9.5 A  
 Rsense: 0.003 (R5400)  
 Vsense: 28.5 mV, Range: 11 A  
 SMC ADC: 00




### PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x  
 Vnominal: 12.6 V, Range: 19.7 V  
 SMC ADC: 01




### OTHER 5V High Side Current Sense (IO5R)

Gain: 100x, EDP: 7 A  
 Rsense: 0.003 (R5410) or Rsense SHORT  
 Vsense: 21 mV, Range: 11 A  
 SMC ADC: 07




### DC In Voltage Sense & Enable (VD0R)

Gain: 0.148x  
 Vnominal: 16.5 V, Range: 22.29 V  
 SMC ADC: 04




### OTHER 3.3V High Side Current Sense (IO3R)

Gain: 200x, EDP: 5 A  
 Rsense: 0.003 (R5440) or Rsense SHORT  
 Vsense: 12 mV, Range: 5.5 A  
 SMC ADC: 08




### LCD Backlight Current Sense (IBLC)

Gain: 100x, EDP: 0.9 A  
 Rsense: 0.025 (R7700)  
 Vsense: 22.5 mV, Range: 1.32 A  
 SMC AD: 10




### Charger (BMON) Current Sense (IPBR)

Charger Gain: 36x, EDP: 8 A  
 Rsense: 0.005 (R7150)  
 SMC ADC: 02



### DC-IN (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A  
 Rsense: 0.020 (R7120)  
 SMC ADC: 03



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5419,C5449	CRITICAL	OTHERRC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5459		LOADRC:NO

SYNC MASTER=J44 SYNC DATE=08/12/2013

**Power Sensors: High Side**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 54 OF 120  
 SHEET: 40 OF 78






### PCH 1.05V Current Sense (IC1C)

Gain: 500x, EDP: 5 A  
Rsense: 0.001 (R7640) or Rsense SHORT  
Vsense: 5 mV, Range: 6.6 A  
SMC ADC: 19




### CPU Fixed Current Sense (IC0C)

Gain: 219.33x, EDP: 40 A  
Rsense: 2x of 0.00075 (R7310, R7320), Rsum: 0.000375  
Vsense: 15 mV, Range: 40.12 A  
SMC ADC: 06




### DDR 1.35V S3 (CPU & Memory) Current Sense (IM0C)

Gain: 100x, EDP: 9 A  
Rsense: 0.002 (R7450) or XW7450  
Vsense: 21 mV, Range: 16.5 A  
SMC ADC: 09




### SSD Current Sense (ISDC)

Gain: 100x, EDP: 5 A (16.5 W)  
Rsense: 0.005 (R5580)  
Vsense: 25 mV, Range: 6.6 A  
SMC ADC: 13



### CPU DDR 1.35V S3 (CPU Only) Current Sense (IM1C)


Gain: 200x, EDP: 2.5 A  
Rsense: 0.005 (R5510) or Rsense SHORT  
Vsense: 12.5 mV, Range: 6.6 A  
SMC ADC: 18



### CPU High Side Current (IC0R) Threshold Alert


Gain: 100x  
Rsense: 0.003 (R5400)

Trip Target on CPU High current: 2.5 A  
Hysteresis Circuit:  
Vref = 0.737 V  
Vth = 0.616 V -> 2.054 A on CPU High current  
Vtl = 0.771 V -> 2.571 A on CPU High current  
Hysteresis Margin = 0.518 A




### 3.3V S0 Rail Current Sense (IR3C)

Gain: 500x, EDP: 1.0 A  
Rsense: 0.005 (R5520) or Rsense SHORT  
Vsense: 21.5 mV, Range: 1.32 A  
SMC ADC: 14



### 5V S0 Rail Current Sense (IR5C)

Gain: 500x, EDP: 1.0 A  
Rsense: 0.005 (R5530) or Rsense SHORT  
Vsense: 23.5 mV, Range: 1.32 A  
SMC ADC: 17



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5569,C5519		LOADRC:NO
117S0008	3	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5529,C5539,C5549		LOADRC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5579		DDRRRC:NO

SYNC MASTER=J44 SYNC DATE=08/12/2013

**Power Sensors: Load Side**


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 55 OF 120  
SHEET: 41 OF 78




### CPU High Side (IC0R) Peak Detection Support



In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.


SENSE+ pins of EMC1704 sink 10-20uA current. This deviation has been designed in our Peak Detection circuit. With 10uA sink: 0.125A - 2.1A -> 13mV - 83 mV With 20uA sink: 0.125A - 2.1A -> 23mV - 92 mV

### Thunderbolt TBT Current/Voltage Sense (IHSC/VHSC)



Gain: 200x. EDP: 2.8 A  
Rsense: 0.005 (R5640) or Rsense SHORT  
Vsense: 14 mV, Range: 3.3 A  
SMC AD: 23

### Battery BMON Discrete Current Sense (IP0R) & Threshold Alert




Gain: 50x. EDP: 8 A  
Rsense: 0.005 (R7150)  
Vsense: 50 mV, Range: 13.2 A  
SMC AD: 05

CHGR\_CS0\_R/P/N are swapped on purpose to measure Battery discharge power into system.


Trip Target on Battery current: 3.5 A  
Hysteresis Circuit:  
Vref = 0.854 V  
Vth = 0.758 V -> 3.031 A on Battery current  
Vtl = 0.887 V -> 3.549 A on Battery current  
Hysteresis Margin = 0.518 A

### LCD Panel Current Sense (ILDC)




Gain: 500x. EDP: 1 A  
RSENSE: 0.005 (R8320) or Rsense SHORT  
Vsense: 5 mV, Range: 1.32 A  
SMC AD: 21

### Camera (S2 Controller) Current Sense (ICMC)




Gain: 500x. EDP: 0.82 A  
Rsense: 0.005 (R5610) or XW5610  
Vsense: 4.1 mV, Range: 1.32 A  
SMC AD: 15

### CPU Core Voltage Sense (VC0C)



SMC ADC: 20

### CPU Core IMON Current Sense (IC2C)



Gain: 1 A / 28.273 mV, Range: 40 A.  
SMC ADC: 22  
CPUVR IMON

With R7210 (Ri) set to 316 Ohm, R7310 (Rsen) set to 0.75 mOhm, R7230 set to 95.3 kOhm, Num Phases (N) is 2, and Io (ICmax) is 40A, then 1A of Io gives 28.273mV at the Vimon.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	4	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5619,C5629,C5649		
117S0008	1	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5679		

SYNC MASTER=144 SYNC DATE=08/12/2013

**Power Sensors: Extended**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 56 OF 120  
SHEET: 42 OF 78




**Thermal Sensor A:  
Thunderbolt Die, MLB Proximity**

I2C Write: 0xD8, I2C Read: 0xD9

**Thermal Diode: TBT Die (THSP)**

Placement Note:  
The P leg connects to THERMDA pin of the TBT chip, the N leg connect to pin AA8.



U5850 I2C Address:  
By setting R5851 to 15k, I2C address for U5850 is 0xD8/0xD9.

**Thermal Diode: MLB Proximity (TMLB)**


Placement Note:  
Place U5850 on the TOP side, on the left portion of the board, 1" to the right of USB connector.

**Thermal Sensor B & CPU High Peak Detection:  
CPU Proximity, Memory Proximity, Airflow, Fin Stack Proximity**

I2C Write: 0x98, I2C Read: 0x99

**Thermal Diode: Airflow (TA0P)**

Placement Note:  
Place Q5871, Airflow thermal indicator, above the SSD, on the BOTTOM side.



**Thermal Diode: Memory Proximity (TM0P)**

Placement Note:  
Place Q5872 between two rows of Memory devices, between channel A and B, on the BOTTOM side.

**Thermal Diode: CPU Proximity (TC0P)**

Placement Note:  
Place Q5873 under the CPU, on the BOTTOM side.


**Thermal Sensor: Fin Stack Proximity (Th1H)**

Placement Note:  
Place U5870 at corner near Fan, on the TOP side.

SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>Thermal Sensors</b>		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	58 OF 120
		SHEET	43 OF 78

# FAN CONNECTOR


KEEP THE 5 PIN CONNECTOR FROM D1



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Fan			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	60 OF 120
		SHEET	44 OF 78

### SPI ROM


Dual-IO Mode (Mode 0 & 3) supported.  
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.




NOTE: If HOLD\* is asserted ROM will ignore SPI cycles in normal and Dual-IO modes.

NOTE: Not all ROM APNs currently used support Quad-IO. Also not compatible with Matt card ROM override. Quad-IO support is for experimentation only.

### LPC+SPI Connector (Matt Card Connector)



### SPI Bus Series Termination




Matt Card ROM Slave

SPI ROM Slave

SYNC MASTER=J44		SYNC DATE=08/12/2013	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	61 OF 120
		SHEET	45 OF 78


### AUDIO CODEC, ANALOG BLOCKS

APPLE P/N 353S4080



### 4.5V POWER SUPPLY FOR CODEC


APPLE P/N 353S2456



SYNC MASTER=144		SYNC DATE=08/12/2011	
PAGE TITLE			
AUDIO:CODEC, ANALOG		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	62 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	46 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



AUDIO CODEC, DIGITAL BLOCKS  
APPLE P/N 353S4080




SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>AUDIO:CODEC, DIGITAL</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	63 OF 120
		SHEET	47 OF 78






# 4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)

APN: 353S2888 & 353S2958  
 GAIN = +3 DB  
 1ST ORDER FC (L&R) = NOM 569 HZ  
 1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
AUDIO: SPEAKER AMP		DRAWING NUMBER	SIZE
Apple Inc.		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	64 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	48 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=J44		SYNC DATE=08/12/2013	
<b>AUDIO: JACK</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<SCH_NUM> D
		BRANCH	<E4LABEL>
		PAGE	<BRANCH>
		SHEET	65 OF 120
			49 OF 78



### CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

### CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3.3V
DMIC 2	0X09 (9)	0X1C (28)	3.3V
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V

### OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPIO2 INPUT	HIGH = FG, LOW = MERRY
RIGHT SPEAKER ID	GPIO3 INPUT	HIGH = FG, LOW = MERRY
DFET CONTROL	GPIO4 OUTPUT	HIGH = DFETS OPEN

### SPEAKER CONNECTOR

HP=80HZ  
APN: 518S0672


CRITICAL  
J6602  
78171-6006  
M-RT-SM

### 2-MIC CONNECTOR

APN: 518S0818


CRITICAL  
J6601  
FF14A-6C-R11DL-B-3H  
F-RT-SM

CRITICAL  
J6603  
78171-6006  
M-RT-SM



APN: 514-0875


J6600  
AUDIO-SPDIF-J44  
F-RT-TH



SYNC MASTER=J44	SYNC DATE=08/12/2011
PAGE TITLE	
<b>AUDIO: JACK TRANSLATORS</b>	
Apple Inc.	DRAWING NUMBER <SCH_NUM>
	REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH <BRANCH>
	PAGE 66 OF 120
	SHEET 50 OF 78



# MagSafe DC Power Jack



CRITICAL  
J7000  
WTB-PWR-M82  
M-RT-SM

PP18V5 DCIN FUSE  
MIN LINE WIDTH=0.6MM  
MIN NECK WIDTH=0.20MM  
VOLTAGE=18.5V

1-Wire OverVoltage Protection  
The chassis ground will otherwise float and can send transients onto ADAPTER\_SENSE when AC is connected.

NO STUFF  
C7005  
0.1UF

C7000  
0.1UF

U7000  
MAX9940  
SC70-5

CRITICAL  
U7001  
TC7SZ08FEAPE5  
SOT665

C7008  
0.1UF

SMC BC\_ACOK

R7029  
2.0K

R7030  
1K

R7021  
10K

R7011  
10K

R7012  
68K

R7010  
100K

R7005  
10

R7020  
47

R7050  
10K

R7095  
348K

R7080  
1720W

R7081  
49.9K

R7099  
22UF

R7096  
200K

R7095  
348K

R7095  
348K

R7095  
348K

R7095  
348K

R7095  
348K

R7095  
348K

R7095  
348K

R7095  
348K

R7095  
348K

PPDCIN\_G3H

PP3V42\_G3H

PP3V42\_G3H

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

PPDCIN\_G3H\_ISOL

## 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator

Vout = 3.425V  
300MA MAX OUTPUT  
(Switcher limit)

Vout = 1.25V \* (1 + Ra / Rb)

DC-In & Battery Connectors	
Apple Inc.	DRAWING NUMBER <SCH NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 70 OF 120 SHEET 51 OF 78




# Reverse-Current Protection

## Inrush Limiter

For Erp Lot6 spec

NOSTUFF



FROM ADAPTER

PPDCIN\_G3H

PPDCIN\_G3H\_ISOL

PP3V42\_G3H

PP5V1\_CHGR\_VDD

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

PP5V1\_CHGR\_VDDP

Max Current = 8.5A  
(L7130 limit)  
f = 400 kHz

$$V_{out} = 1.25V * (1 + R_a / R_b)$$


Vout = 5.50V  
250MA MAX OUTPUT  
(Switcher limit)

TO SYSTEM


TO/FROM BATTERY

SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	71 OF 120
		SHEET	52 OF 78

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S4170	1	IC, ISL95826R6200, PWM, PGOOD, SCREEN, 32P, QFN	U7200	CRITICAL	




SYNC MASTER=144		SYNC DATE=08/12/2013	
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	72 OF 120
		SHEET	53 OF 78




SYNC MASTER=J44		SYNC DATE=08/12/2013	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	54 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### DDR3L (1V35 S3) REGULATOR



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0411	1	RES,MTL FILM,1/16W,100K,1,0402,SMD,LF	R7416	CRITICAL	PPDDR:1V5
114S0391	1	RES,MTL FILM,1/16W,60.4K,1,0402,SMD,LF	R7416	CRITICAL	PPDDR:1V35
376S0612	1	MOSFET,N-CH,30V,100MA,7.00HM,SOT-723,HF	Q7419	CRITICAL	PPDDR:1V5
114S0428	1	RES, MTL FILM,1/16W,150k,0402,SMD,LF	R7419	CRITICAL	PPDDR:1V5


SYNC MASTER/SLAVE PAGE TITLE		SYNC DATE/REV/12/2015	
<b>1.35V DDR3 SUPPLY</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 74 OF 120	SHEET 55 OF 78



SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
5V / 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	75 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	56 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




### 1.05V S0 Regulator



SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE			
1.05V S0 Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	76 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	57 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




### 1.5V S0 Switcher



### 1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



www.chinafix.com



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Misc Power Supplies			
Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		BRANCH
	<E4LABEL>		<BRANCH>
PAGE		SHEET	
78 OF 120		59 OF 78	



### 1.5V S0 Audio Switch (BYPASSED)

Loading specs per J41/43\_PowerBudget\_Riviera\_rev0.99e




### 3.3V SUS Switch





### 3.3V S4 Switch

### 3.3V SSD Switch


### 1.05V PCH HSIO Switch



### 3.3V S3 Switch





### 3.3V S0 Switch




### 5V S0 Switch

### 3.3V Sensor Switch



REMOVED THE ANALOG POWER GATE AS SLG5AP1471 SHOULD BE AVAILABLE BY THEN

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE		DRAWING NUMBER	
Power FETs		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		80 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		60 OF 78	



Mobile System Power State Table

State	PM_SLP_S3	PM_SLP_S4	PM_SLP_S5	PM_SLP_S0	PM_SLP_S1	PM_SLP_S2
Standby (S0)	1	1	1	1	1	1
Standby (S1)	0	1	1	0	1	1
Standby (S2)	0	0	1	0	0	1
Standby (S3)	0	0	0	1	0	0
Standby (S4)	0	0	0	0	1	0
Standby (S5)	0	0	0	0	0	1
Standby off (standby)	0	0	0	0	0	0
Standby off (suspend)	0	0	0	0	0	0

Thresholds:  
 VDD: 2.734V-3.010V  
 V2MON: 2.815V-3.099V  
 V3MON: 0.572V-0.630V  
 V4MON: 0.572V-0.630V

S0 Rail PGOOD Circuitry (ISL version used for development)

Power Control

Apple Inc.


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


SYNC MASTER=144 SYNC DATE=08/12/2013

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 81 OF 120  
 SHEET: 61 OF 78

## LCD PANEL INTERFACE (eDP) NEEDS FINAL CHECK AGAINST UPDATE FOR NEW PANEL




SYNC MASTER=144		SYNC DATE=08/12/2013	
<b>eDP Display Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	83 OF 120
		SHEET	62 OF 78



NOTE: This connector is shielded 70P Hirose Plug APN 516S1059, mates with APN 516S1058.

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>RIO Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	95 OF 120
		SHEET	63 OF 78

DISPLAY MUX: DP OR HDMI



NOTE: HDMI ML SWIZZLED INTENTIONALLY AS PER TABLE 9-1 HASWELL-ULT PDG

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S0666	1	IC, SAK,AP4179,DP MUX CTRLR,TDFN-8	U9700	CRITICAL	

PRIORITY 0 = HDMI WINS OVER DP  
 PRIORITY 1 = DP WINS OVER HDMI

AUX\_SEL 0 = AUX ONLY  
 AUX\_SEL 1 = DDC ONLY  
 AUX\_SEL Vdd/2 = AUX & DDC


Display Mux: HDMI vs DP

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 97 OF 120  
 SHEET: 64 OF 78





TBT RAILS (OFF WHEN NO CABLE)

1.5V/1.35V/1.05V RAILS

CPU "V CORE" RAILS

Digital Ground

SYNC MASTER=144		SYNC DATE=08/12/2013	
PAGE TITLE		DRAWING NUMBER	
		Apple Inc.	
		NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED	
<SCH NUM> D REVISION <E4LABEL> BRANCH <BRANCH> PAGE 100 OF 120 SHEET 65 OF 78			



8 7 6 5 4 3 2 1


MEMORY ADDRESS/CTRL

HDMI VS TBT

MEM A A<0>	MEM A A<1>	MEM A A<2>	MEM A A<3>	MEM A A<4>	MEM A A<5>	MEM A A<6>	MEM A A<7>	MEM A A<8>	MEM A A<9>	MEM A A<10>	MEM A A<11>	MEM A A<12>	MEM A A<13>	MEM A A<14>
TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE

DP TBTSNK1 ML C P<0>	DP TBTSNK1 ML C N<0>	DP TBTSNK1 ML C P<1>	DP TBTSNK1 ML C N<1>	DP TBTSNK1 ML C P<2>	DP TBTSNK1 ML C N<2>	DP TBTSNK1 ML C P<3>	DP TBTSNK1 ML C N<3>	DP HDMI TBT AUX P	DP HDMI TBT AUX N	DP HDMI TBT DDC CLK	DP HDMI TBT DDC DATA	DPMUX HPD_OUT
TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE

MEM B A<0>	MEM B A<1>	MEM B A<2>	MEM B A<3>	MEM B A<4>	MEM B A<5>	MEM B A<6>	MEM B A<7>	MEM B A<8>	MEM B A<9>	MEM B A<10>	MEM B A<11>	MEM B A<12>	MEM B A<13>	MEM B A<14>
TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE



EPD PANEL

I2C BKLT_SCL	I2C BKLT_SDA
TRUE	TRUE

MEM A ODT_CPU0	MEM A_RAS_L	MEM A_WE_L	MEM A_CAS_L	MEM A_BA<0>	MEM A_BA<1>	MEM A_BA<2>
TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE


UNUSED SIGNALS

MEM B ODT_CPU0	MEM B_RAS_L	MEM B_WE_L	MEM B_CAS_L	MEM B_BA<0>	MEM B_BA<1>	MEM B_BA<2>
TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE

NC_PCIE_CLK100M_FWP	NC_PCIE_CLK100M_FWN	NC_PCIE_FW_D2RP	NC_PCIE_FW_D2RN	NC_PCIE_FW_R2D_CP	NC_PCIE_FW_R2D_CN	NC_PCIE_CLK100M_ENETSDP	NC_PCIE_CLK100M_ENETSDN	NC_USB_IRP	NC_USB_IRN	NC_USB_CAMERAP	NC_USB_CAMERAN	NC_USB_SDP	NC_USB_SDN	NC_HDA_SDIN1	NC_PCI_PME_L	NC_CLINK_CLK	NC_CLINK_DATA	NC_CLINK_RESET_L	NC_SMC_TRST_L	NC_SMC_MD1
TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE

UNUSED MEMORY SIGNALS

NC_MEM_A_CLKN<1>	NC_MEM_A_CLKP<1>	MEM_A_CKE<2>	NC_MEM_A_CKE<3>	NC_MEM_B_CLKN<1>	NC_MEM_B_CLKP<1>	MEM_B_CKE<2>	NC_MEM_B_CKE<3>
TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE



Signal Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 102 OF 120  
 SHEET: 66 OF 78







8 7 6 5 4 3 2 1





8 7 6 5 4 3 2 1

Functional Test Points



8 7 6 5 4 3 2 1



J44 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, P65BGA, BGA_MEM			MM	16.5

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal,  
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	.	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL2, ISL11, ISL12, ISL13, ISL14, ISL15	0.101 MM	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>PCB Rule Definitions</b>			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	110 OF 120
IV ALL RIGHTS RESERVED		SHEET	69 OF 78



### CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_08MIL	*	0.203 MM	?
CPU_12MIL	*	0.305 MM	?
CPU_18MIL	*	0.457 MM	?
CPU_25MIL	*	0.635 MM	?

### PCI Express Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	*	=3X_DIELECTRIC	?
PCIE_TXRX	*	=6X_DIELECTRIC	?
PCIE_2OTHER	*	=4X_DIELECTRIC	?
PCIE_2CLK	*	=7X_DIELECTRIC	?
PCIECLK_2OTHER	*	=7X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIE_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PCIE_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIECLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	*	*	PCIE_2OTHER
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_2OTHER
PCIE_TX	*_RX	*	PCIE_TXRX
PCIE_RX	*_TX	*	PCIE_TXRX

### CPU Signal Properties

ELECTRICAL CONST SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
XDP_TCK0	CPU_45S	CPU_18MIL	XDP_CPU_TCK	6 16
XDP_TCK0	CPU_45S	CPU_18MIL	PCH_JTAGX	12 16
XDP_TCK1	CPU_45S	CPU_18MIL	XDP_PCH_TCK	12 16
XDP_TDO	CPU_45S	CPU_18MIL	XDP_CPU_TDO	6 16
XDP_TDO	CPU_45S	CPU_18MIL	XDP_PCH_TDO	12 16
XDP_TDI	CPU_45S	CPU_18MIL	XDP_CPU_TDI	6 16
XDP_TDI	CPU_45S	CPU_18MIL	XDP_PCH_TDI	12 16
XDP_TMS	CPU_45S	CPU_18MIL	XDP_CPU_TMS	6 16
XDP_TMS	CPU_45S	CPU_18MIL	XDP_PCH_TMS	12 16
XDP_TRST_I	CPU_45S	CPU_18MIL	XDP_TRST_L	16
XDP_TRST_I	CPU_45S	CPU_18MIL	XDP_CPUPCH_TRST_L	6 12 16
XDP_PRDY_I	CPU_45S	CPU_18MIL	XDP_CPU_PRDY_L	6 16
XDP_FREQ_I	CPU_45S	CPU_18MIL	XDP_VCU_FREQ_L	6 16
CPU_VCCST_PWRGD	CPU_45S	CPU_08MIL	CPU_VCCST_PWRGD	8 16 17
CPU_VCCST_PWRGD	CPU_45S	CPU_08MIL	XDP_CPU_VCCST_PWRGD	8 16 17
CPU_BPM	CPU_45S	CPU_08MIL	XDP_BPM_L<1..0>	6 16
CPU_BPM_TP	CPU_45S	CPU_45S	XDP_BPM_L<7..2>	6 16
CPU_RCOMP_SM	CPU_27P4S	CPU_25MIL	CPU_SM_RCOMP<2..0>	6
CPU_RCOMP_FDP	CPU_27P4S	CPU_25MIL	MCP_EDP_RCOMP	6
CPU_RCOMP_OPT	CPU_27P4S	CPU_12MIL	CPU_OPT_RCOMP	6
CPU_PROCHOT	CPU_45S	CPU_08MIL	CPU_PROCHOT_L	6 36 37 53
CPU_PROCHOT	CPU_45S	CPU_08MIL	CPU_PROCHOT_R_L	6
CPU_CATERR	CPU_45S	CPU_08MIL	CPU_CATERR_L	6 36
CPU_VIDALERT	CPU_45S	CPU_18MIL	CPU_VIDALERT_L	8 53
CPU_VIDALERT	CPU_45S	CPU_18MIL	CPU_VIDALERT_R_L	8
CPU_VIDSCLK	CPU_45S	CPU_18MIL	CPU_VIDSCLK	8 53
CPU_VIDSCLK	CPU_45S	CPU_18MIL	CPU_VIDSCLK_R	8
CPU_VIDSOUT	CPU_45S	CPU_18MIL	CPU_VIDSOUT	8 53
CPU_VIDSOUT	CPU_45S	CPU_18MIL	CPU_VIDSOUT_R	8
CPU_PECI	CPU_45S	CPU_18MIL	CPU_PECI	6 37
CPU_PECI	CPU_45S	CPU_18MIL	CPU_PECI_R	36 37
CPU_PECI_SMC	CPU_45S	CPU_18MIL	SMC_PECI_L	36 37
CPU_PECI_SMC	CPU_45S	CPU_18MIL	SMC_PECI_L_R	37
CPU_CFG	CPU_45S	CPU_45S	CPU_CFG<19..11>	6 16
CPU_CFG_PD	CPU_45S	CPU_45S	CPU_CFG<10..8>	6 16
CPU_CFG	CPU_45S	CPU_45S	CPU_CFG<7..5>	6 16
CPU_CFG_PD	CPU_45S	CPU_45S	CPU_CFG<4>	6 16
CPU_CFG_3	CPU_45S	CPU_45S	CPU_CFG<3>	6 16
CPU_CFG	CPU_45S	CPU_45S	CPU_CFG<2>	6 16
CPU_CFG_PD	CPU_45S	CPU_45S	CPU_CFG<1..0>	6 16
CPU_MEM_RESET	CPU_45S	CPU_08MIL	MEM_RESET_L	20 21 22
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	8 53
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	9 53

### PCI Express Properties

ELECTRICAL CONST SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
PCIE_SSD_D2R	PCIE_85D	PCIE_RX	PCIE_SSD_D2R_P<3..1>	12 30 68
PCIE_SSD_D2R	PCIE_85D	PCIE_RX	PCIE_SSD_D2R_N<3..1>	12 30 68
PCIE_SSD_D2R_PP	PCIE_85D	PCIE_RX	PCIE_SSD_D2R_P<0>	12 30 68
PCIE_SSD_D2R_PP	PCIE_85D	PCIE_RX	PCIE_SSD_D2R_N<0>	12 30 68
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D_C_P<3..0>	12 30 68
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D_C_N<3..0>	12 30 68
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D_P<3..0>	30 68
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D_N<3..0>	30 68
PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_P<0>	14 23 68
PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_N<0>	14 23 68
PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_C_P<0>	23
PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_C_N<0>	23
PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_P<3..1>	14 23 68
PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_N<3..1>	14 23 68
PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_C_P<3..1>	23 68
PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_C_N<3..1>	23 68
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D_P<3..0>	23 68
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D_C_N<3..0>	23 68
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D_C_P<3..0>	23 68
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D_C_N<3..0>	14 23 68
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D_P	63 68
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D_N	63 68
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D_C_P	14 63 68
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D_C_N	14 63 68
PCIE_AP_D2R	PCIE_85D	PCIE_RX	PCIE_AP_D2R_P	14 63 68
PCIE_AP_D2R	PCIE_85D	PCIE_RX	PCIE_AP_D2R_N	14 63 68
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P	63
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N	63
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_P	12 63 68
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_N	12 63 68
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_P	12 32 68
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_N	12 32 68
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_P	31 32
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_N	31 32
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD_P	12 30 68
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD_N	12 30 68
PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT_P	12 23 68
PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT_N	12 23 68
PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R_P	14 32 68
PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R_N	14 32 68
PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R_C_P	31 32
PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R_C_N	31 32
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D_P	31 32
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D_N	31 32
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D_C_P	14 32
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D_C_N	14 32

SYNC MASTER=J44 SYNC DATE=08/12/2013

**CPU & PCIe Constraints**

Apple Inc.

DRAWING NUMBER: <SCH NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 111 OF 120  
 SHEET: 70 OF 78



### USB 2 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIA5	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIA5	*	=6X_DIELECTRIC	?	USB_RBIA5	TOP,BOTTOM	=10X_DIELECTRIC	?

### USB 3 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?	USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	*	*	USB3_2OTHER
USB3_*	=SAME	*	USB3_2SAME
USB3_TX	*_RX	*	USB3_TXRX
USB3_RX	*_TX	*	USB3_TXRX

### System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_25M	*	=5X_DIELECTRIC	?

### SATA Interface Constraints (Not Used)

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	*	=4X_DIELECTRIC	?	SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	*	*	SATA_2OTHER
SATA_*	=SAME	*	SATA_2SAME
SATA_TX	*_RX	*	SATA_TXRX
SATA_RX	*_TX	*	SATA_TXRX

### USB Constraints

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
USB_BT	USB_85D	USB	USB_BT_P	14 29
USB_BT	USB_85D	USB	USB_BT_N	14 29
USB_BT	USB_85D	USB	USB_BT_CONN_P	29 63
USB_BT	USB_85D	USB	USB_BT_CONN_N	29 63
USB_EXTA	USB_85D	USB	USB_EXTA_P	14 33
USB_EXTA	USB_85D	USB	USB_EXTA_N	14 33
DEFAULT	DEFAULT	DEFAULT	SMC_DEBUGPRT_RX_L	33 36 37
DEFAULT	DEFAULT	DEFAULT	SMC_DEBUGPRT_TX_L	33 36 37
USB_EXTA	USB_85D	USB	USB2_EXTA_MUXED_P	33
USB_EXTA	USB_85D	USB	USB2_EXTA_MUXED_N	33
USB_EXTA	USB_85D	USB	USB2_EXTA_MUXED_F_P	33
USB_EXTA	USB_85D	USB	USB2_EXTA_MUXED_F_N	33
USB_EXTA	USB_85D	USB	USB_LT1_P	68
USB_EXTA	USB_85D	USB	USB_LT1_N	68
USB_EXTB	USB_85D	USB	USB_EXTB_P	14 63
USB_EXTB	USB_85D	USB	USB_EXTB_N	14 63
USB_TPAD	USB_85D	USB	USB_TPAD_P	14 34
USB_TPAD	USB_85D	USB	USB_TPAD_N	14 34
USB_TPAD	USB_85D	USB	USB_TPAD_R_P	34
USB_TPAD	USB_85D	USB	USB_TPAD_R_N	34
USB3_EXTA_D2R	USB_85D	USB3_RX	USB3_EXTA_D2R_P	14 33 68
USB3_EXTA_D2R	USB_85D	USB3_RX	USB3_EXTA_D2R_N	14 33 68
USB3_EXTA_R2D	USB_85D	USB3_TX	USB3_EXTA_R2D_P	33
USB3_EXTA_R2D	USB_85D	USB3_TX	USB3_EXTA_R2D_N	33 68
USB3_EXTA_R2D	USB_85D	USB3_TX	USB3_EXTA_R2D_C_P	14 33 68
USB3_EXTA_R2D	USB_85D	USB3_TX	USB3_EXTA_R2D_C_N	14 33 68
USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB_D2R_P	14 63 68
USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB_D2R_N	14 63 68
USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB_R2D_C_P	14 63 68
USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB_R2D_C_N	14 63 68
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_P	14 63 68
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_N	14 63 68
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_P	14 63
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_N	14 63
USB_NC	USB_85D	USB	NC_USB_IRP	14 66
USB_NC	USB_85D	USB	NC_USB_IRN	14 66
USB_NC	USB_85D	USB	TP_USB_5P	14
USB_NC	USB_85D	USB	TP_USB_5N	14
USB_NC	USB_85D	USB	NC_USB_SDP	14 66
USB_NC	USB_85D	USB	NC_USB_SDN	14 66
USB_NC	USB_85D	USB	NC_USB_CAMERAP	14 66
USB_NC	USB_85D	USB	NC_USB_CAMERAN	14 66
PCH_USB_RBIA5	PCH_USB_RBIA5	USB_RBIA5	PCH_USB_RBIA5	14
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_P	
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_N	
SATA_85D	SATA_85D	SATA_TX	DUMMY_SATA_R2D_P	
SATA_85D	SATA_85D	SATA_TX	DUMMY_SATA_R2D_N	
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R	17
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	31 32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP	32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	31 32
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 23
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	23

Notes:  
This is here to keep the SATA rules.

SYNC MASTER=J44 SYNC DATE=08/12/2013  
PAGE TITLE: USB Constraints

Apple Inc.	DRAWING NUMBER: <SCH_NUM>	SIZE: D
	REVISION: <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:	BRANCH: <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE: 112 OF 120	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET: 71 OF 78	
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		



### LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

### PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
PCH_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_12MIL	*	0.305 MM	?
PCH_15MIL	*	0.381 MM	?
PCH_18MIL	*	0.457 MM	?
PCH_20MIL	*	0.508 MM	?

### PCH Net Properties

ELECTRICAL CONST SET	NET TYPE		NET NAME	LENGTH
	PHYSICAL	SPACING		
□	LPC_45S	LPC	LPC_AD<3..0>	14 36 45 68
□	LPC_45S	LPC	LPC_FRAME_L	14 36 45 68
□	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R	12 17
□	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC	17 36 68
□	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS	17 45 68
□	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS_R	12 17
□	SMB_45S	SMB	SMBUS_PCH_CLK	14 16 19 39 63 68
□	SMB_45S	SMB	SMBUS_PCH_DATA	14 16 19 39 63 68
□	SMB_45S	SMB	SML_PCH_0_CLK	14 39
□	SMB_45S	SMB	SML_PCH_0_DATA	14 39
□	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	14 32 36 39 43 68 76
□	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	14 32 36 39 43 68 76
□	HDA_45S	HDA	HDA_BIT_CLK	12 47
□	HDA_45S	HDA	HDA_BIT_CLK_R	12
□	HDA_45S	HDA	HDA_SYNC	12 47
□	HDA_45S	HDA	HDA_SYNC_R	12
□	HDA_45S	HDA	HDA_RST	12
□	HDA_45S	HDA	HDA_RST_L	12 47
□	HDA_45S	HDA	HDA_SDIN0	12 47 68
□	HDA_45S	HDA	CS4208_HDA_SDOUT0_R	47
□	HDA_45S	HDA	HDA_SDOUT	12 47
□	HDA_45S	HDA	HDA_SDOUT_R	12 17
□	SPT_45S	SPT	SPI_ALT_CLK	45
□	SPT_45S	SPT	SPI_CLK	45
□	SPT_45S	SPT	SPI_CLK_R	14 45
□	SPT_45S	SPT	SPI_MLB_CLK	45
□	SPT_45S	SPT	SPI_SMC_CLK	36 45
□	SPT_45S	SPT	SPI_ALT_CS_L	45
□	SPT_45S	SPT	SPI_CS0_L	45
□	SPT_45S	SPT	SPI_CS0_R_L	14 45
□	SPT_45S	SPT	SPI_MLB_CS_L	45
□	SPT_45S	SPT	SPI_SMC_CS_L	36 45
□	SPT_45S	SPT	SPI_ALT_MISO	45
□	SPT_45S	SPT	SPI_MISO	14 45
□	SPT_45S	SPT	SPI_MISO_R	45
□	SPT_45S	SPT	SPI_MLB_MISO	45
□	SPT_45S	SPT	SPI_SMC_MISO	36 45
□	SPT_45S	SPT	SPI_ALT_MOSI	45
□	SPT_45S	SPT	SPI_MOSI	45
□	SPT_45S	SPT	SPI_MOSI_R	14 45
□	SPT_45S	SPT	SPI_MLB_MOSI	45
□	SPT_45S	SPT	SPI_SMC_MOSI	36 45
□	SPT_45S	SPT	SPI_IO<2>	14 45
□	SPT_45S	SPT	SPIROM_WP_L	45
□	SPT_45S	SPT	SPI_IO<3>	14 45
□	SPT_45S	SPT	SPIROM_HOLD_L	45
□	SPT_45S	SPT	SPIROM_USE_MLB	15 45 68
□	PCH_45S	PCH_15MTL	PCH_CLK32K_RTCX1	12 17
□	PCH_45S	PCH_15MTL	PCH_SRTCST_L	12
□	PCH_45S	PCH_15MTL	RTC_RESET_L	12
□	PCH_45S	PCH_18MTL	PM_THRMTRIP_L	15 37
□	PCH_45S	PCH_18MTL	PM_THRMTRIP_R_L	37
□	PCH_45S	PCH_15MTL	PCH_INTRUDER_L	12
□	PCH_45S	PCH_15MTL	PCH_INTVRMEN	12
□	PCH_45S	PCH_15MTL	PCH_DSWVRMEN	13
□	PCH_45S	PCH_15MTL	PM_RSMRST_L	13 61
□	PCH_45S	PCH_15MTL	PM_SYSRST_L	13 17 36 68
□	PCH_45S	PCH_15MTL	XDP_DBRESET_L	16 17
□	PCH_45S	PCH_15MTL	PM_PCH_SYS_PWROK	13 16 17 36
□	PCH_45S	PCH_15MTL	XDP_SYS_PWROK	16
□	PCH_45S	PCH_15MTL	SYS_PWROK_R	17
□	PCH_45S	PCH_15MTL	PM_PCH_PWROK	13 17
□	PCH_45S	PCH_15MTL	PM_S0_PGOOD	17
□	PCH_45S	PCH_15MTL	SMC_DELAYED_PWRGD	17 24 25 36 37
□	PCH_45S	PCH_15MTL	PM_DSW_PWRGD	13 36
□	PCH_45S	PCH_15MTL	PM_PWRBTN_L	13 36
□	PCH_45S	PCH_15MTL	XDP_CPU_PWRBTN_L	16
□	PCH_45S	PCH_15MTL	PCIE_WAKE_L	13 29 31
□	PCH_45S	PCH_15MTL	AP_PCIE_WAKE_L	29 63
□	PCH_45S	PCH_15MTL	CAM_PCIE_WAKE_L	31
□	PCH_45S	PCH_15MTL	TBT_CIO_PLUGIN_EVENT_L	15 18 23
□	PCH_45S	PCH_20MTL	PCH_CLK24M_XTALIN	12 17
□	PCH_45S	PCH_20MTL	PCH_CLK24M_XTALOUT	12 17
□	PCH_45S	PCH_20MTL	PCH_CLK24M_XTALOUT_R	17
□	PCH_27P4S	PCH_12MTL	PCH_PCIE_RCOMP	14
□	PCH_27P4S	PCH_12MTL	PCH_OPI_COMP	15
□	PCH_27P4S	PCH_12MTL	PCH_SATA_RCOMP	12

SYNC MASTER=144 SYNC DATE=08/12/2013

PAGE TITLE: PCH Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 113 OF 120  
 SHEET: 72 OF 78





### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTL	*	=2x_DIELECTRIC	?
MEM_CTL2CTL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?
MEM_CMD2CMD_BM	*	=2x_DIELECTRIC	?
MEM_CMD2CTL_BM	*	=2x_DIELECTRIC	?
MEM_CTL2CTL_BM	*	=2x_DIELECTRIC	?
MEM_12MIL	*	0.305 MM	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTL	*	MEM_CMD2CTL
MEM_CTL	MEM_CTL	*	MEM_CTL2CTL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_2OTHERMEM
MEM_CMD	MEM_CMD	BGA_MEM	MEM_CMD2CMD_BM
MEM_CMD	MEM_CTL	BGA_MEM	MEM_CMD2CTL_BM
MEM_CTL	MEM_CTL	BGA_MEM	MEM_CTL2CTL_BM

### Haswell ULT Memory Down DDR3L 1x8 Length Matching

DDR3 Signal Group	Unit	Min Length	Max Length
CTLmax - CTLmin	mils	0	100
CTL to CLK	mils	CLK - 500	CLK + 500
CMDi to CMDj	mils	CMDj - 100	CMDj + 100
CMD to CLK	mils	CLK - 500	CLK + 500
(DQmax - DQmin) per byte	mils	0	250
(DQS - DQmax) per byte	mils	-100	150
DQS to DQS#	mils	-5	5
DQS to CLK (Rule 1)	mils	CLK - 6500	CLK + 500
Max(CLK-DQS) - Min(CLK-DQS)	mils	0	5500
CLK to CLK#	mils	-5	5

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

### Memory Net Properties

ELECTRICAL CONST SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_P<0>	7 20 22
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_N<0>	7 20 22
MEM_A_CTL	MEM_40S	MEM_CTL	MEM_A_CKE<0>	7 20 22
MEM_A_CTL	MEM_40S	MEM_CTL	MEM_A_CS_L<0>	7 20 22
MEM_A_ODT0	MEM_40S	MEM_CTL	MEM_A_ODT<0>	20 22
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_A<15..0>	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BA<2..0>	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_RAS_L	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_CAS_L	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_WE_L	7 20 22 66
MEM_A_DQBYTE0	MEM_45S	MEM_A_DQBYTE_0	MEM_A_DQ<7..0>	7 67 68
MEM_A_DQBYTE1	MEM_45S	MEM_A_DQBYTE_1	MEM_A_DQ<15..8>	7 67 68
MEM_A_DQBYTE2	MEM_45S	MEM_A_DQBYTE_2	MEM_A_DQ<23..16>	7 67 68
MEM_A_DQBYTE3	MEM_45S	MEM_A_DQBYTE_3	MEM_A_DQ<31..24>	7 67 68
MEM_A_DQBYTE4	MEM_45S	MEM_A_DQBYTE_4	MEM_A_DQ<39..32>	7 20 67 68
MEM_A_DQBYTE5	MEM_45S	MEM_A_DQBYTE_5	MEM_A_DQ<47..40>	7 67 68
MEM_A_DQBYTE6	MEM_45S	MEM_A_DQBYTE_6	MEM_A_DQ<55..48>	7 67 68
MEM_A_DQBYTE7	MEM_45S	MEM_A_DQBYTE_7	MEM_A_DQ<63..56>	7 67 68
MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM_A_DQS_P<0>	7 67
MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM_A_DQS_N<0>	7 67
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM_A_DQS_P<1>	7 67
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM_A_DQS_N<1>	7 67
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM_A_DQS_P<2>	7 67
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM_A_DQS_N<2>	7 67
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM_A_DQS_P<3>	7 67
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM_A_DQS_N<3>	7 67
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM_A_DQS_P<4>	7 67
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM_A_DQS_N<4>	7 67
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM_A_DQS_P<5>	7 67
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM_A_DQS_N<5>	7 67
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM_A_DQS_P<6>	7 20 67
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM_A_DQS_N<6>	7 20 67
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM_A_DQS_P<7>	7 67
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM_A_DQS_N<7>	7 67
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_P<0>	7 21 22
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_N<0>	7 21 22
MEM_B_CTL	MEM_40S	MEM_CTL	MEM_B_CKE<0>	7 21 22
MEM_B_CTL	MEM_40S	MEM_CTL	MEM_B_CS_L<0>	7 21 22
MEM_B_ODT0	MEM_40S	MEM_CTL	MEM_B_ODT<0>	21 22
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<15..0>	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BA<2..0>	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_RAS_L	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_CAS_L	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_WE_L	7 21 22 66
MEM_B_DQBYTE0	MEM_45S	MEM_B_DQBYTE_0	MEM_B_DQ<7..0>	7 67 68
MEM_B_DQBYTE1	MEM_45S	MEM_B_DQBYTE_1	MEM_B_DQ<15..8>	7 67 68
MEM_B_DQBYTE2	MEM_45S	MEM_B_DQBYTE_2	MEM_B_DQ<23..16>	7 67 68
MEM_B_DQBYTE3	MEM_45S	MEM_B_DQBYTE_3	MEM_B_DQ<31..24>	7 67 68
MEM_B_DQBYTE4	MEM_45S	MEM_B_DQBYTE_4	MEM_B_DQ<39..32>	7 21 67 68
MEM_B_DQBYTE5	MEM_45S	MEM_B_DQBYTE_5	MEM_B_DQ<47..40>	7 67 68
MEM_B_DQBYTE6	MEM_45S	MEM_B_DQBYTE_6	MEM_B_DQ<55..48>	7 67 68
MEM_B_DQBYTE7	MEM_45S	MEM_B_DQBYTE_7	MEM_B_DQ<63..56>	7 67 68
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM_B_DQS_P<0>	7 67
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM_B_DQS_N<0>	7 67
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM_B_DQS_P<1>	7 67
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM_B_DQS_N<1>	7 67
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM_B_DQS_P<2>	7 67
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM_B_DQS_N<2>	7 67
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM_B_DQS_P<3>	7 67
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM_B_DQS_N<3>	7 67
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM_B_DQS_P<4>	7 67
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM_B_DQS_N<4>	7 67
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM_B_DQS_P<5>	7 67
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM_B_DQS_N<5>	7 67
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM_B_DQS_P<6>	7 21 67
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM_B_DQS_N<6>	7 21 67
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM_B_DQS_P<7>	7 67
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM_B_DQS_N<7>	7 67
MEM_PWR			PP1V35_S3	17 19 20 21 22 41 55 65
MEM_PWR			PP1V35_S3_CPUDDR	8 10 41 65
MEM_PWR			PP0V675_S0_DDRVTT	22 55 65 68
MEM_PWR			PPVTDDR_S3	55 65 68
MEM_12MIL			CPU_DIMMA_VREFD0	7 19
MEM_12MIL			CPU_DIMMA_VREFD0_A_ISOL	19
MEM_12MIL			CPU_DIMMB_VREFD0	7 19
MEM_12MIL			CPU_DIMMB_VREFD0_B_ISOL	19
MEM_12MIL			CPU_DIMM_VREFCA	7 19
MEM_12MIL			CPU_DIMM_VREFCA_A_ISOL	19
MEM_12MIL			CPU_DIMM_VREFCA_B_ISOL	19
MEM_12MIL			PP0V675_S3_MEM_VREFD0_A	19 20 65
MEM_12MIL			PP0V675_S3_MEM_VREFD0_B	19 21 65
MEM_12MIL			PP0V675_S3_MEM_VREFCA_A	19 20 65
MEM_12MIL			PP0V675_S3_MEM_VREFCA_B	19 21 65

SYNC MASTER=144 SYNC DATE=01/03/2013

Memory Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 114 OF 120  
 SHEET: 73 OF 78



### Thunderbolt, DP, HDMI Constraints

#### Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

#### Thunderbolt & DisplayPort Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	*	=3x_DIELECTRIC	?
TBTDP_TXRX	*	=6x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_TXRX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	*	*	TBTDP_2OTHER
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_TX	*_RX	*	TBTDP_TXRX
TBTDP_RX	*_TX	*	TBTDP_TXRX

#### DisplayPort & HDMI Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
HDMI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3x_DIELECTRIC	?
DP_2OTHER	*	=4x_DIELECTRIC	?
HDMICLK_2OTHER	*	=7x_DIELECTRIC	?
HDMICLK_2DPHDMI	*	=4x_DIELECTRIC	?
HDMIDATA_2SAME	*	=3x_DIELECTRIC	?
HDMIDATA_2OTHER	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
HDMICLK_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?
HDMICLK_2DPHDMI	TOP,BOTTOM	=6x_DIELECTRIC	?
HDMIDATA_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
HDMIDATA_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDMI_DATA	*	*	HDMIDATA_2OTHER
HDMI_DATA	=SAME	*	HDMIDATA_2SAME
HDMI_DATA	TBTDP_TX	*	HDMIDATA_2SAME
HDMI_DATA	TBTDP_RX	*	TBTDP_TXRX
HDMI_CLK	*	*	HDMICLK_2OTHER
HDMI_CLK	HDMI_DATA	*	HDMICLK_2DPHDMI
HDMI_CLK	DISPLAYPORT	*	HDMICLK_2DPHDMI
HDMI_CLK	TBTDP_TX	*	HDMICLK_2DPHDMI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	*	*	DP_2OTHER
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	HDMI_DATA	*	DP_2SAME
DISPLAYPORT	TBTDP_TX	*	DP_2SAME
DISPLAYPORT	TBTDP_RX	*	TBTDP_TXRX

DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.  
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.  
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.  
 MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.

ELECTRICAL CONST SET	PHYSICAL	NET TYPE	SPACING
	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N
	TBT_SPI_45S	TBT_SPI	TBT_SPI_CLK
	TBT_SPI_45S	TBT_SPI	TBT_SPI_MOSI
	TBT_SPI_45S	TBT_SPI	TBT_SPI_MISO
	TBT_SPI_45S	TBT_SPI	TBT_SPI_CS_L
	DP_85D	DISPLAYPORT	DP HDMI TBT ML P<3..0>
	DP_85D	DISPLAYPORT	DP HDMI TBT ML N<3..0>
	DP_85D	DISPLAYPORT	DP HDMI TBT AUX P
	DP_85D	DISPLAYPORT	DP HDMI TBT AUX N
	HDMI_85D	HDMI_CLK	HDMI IG CLK C P
	HDMI_85D	HDMI_CLK	HDMI IG CLK C N
	HDMI_85D	HDMI_DATA	HDMI IG DATA C P<2..0>
	HDMI_85D	HDMI_DATA	HDMI IG DATA C N<2..0>

Only used on hosts supporting Thunderbolt video-in

### Thunderbolt, DP, HDMI Net Properties

ELECTRICAL CONST SET	PHYSICAL	NET TYPE	SPACING
	TBTDP_85D	TBTDP_TX	TBT A R2D C P<1..0>
	TBTDP_85D	TBTDP_TX	TBT A R2D C N<1..0>
	TBTDP_85D	TBTDP_TX	TBT A R2D P<1..0>
	TBTDP_85D	TBTDP_TX	TBT A R2D N<1..0>
	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1>
	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1>
	DP_85D	DISPLAYPORT	DP TBTPA ML P<1>
	DP_85D	DISPLAYPORT	DP TBTPA ML N<1>
	DP_85D	DISPLAYPORT	DP A LSX ML P<1>
	DP_85D	DISPLAYPORT	DP A LSX ML N<1>
	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3>
	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3>
	DP_85D	DISPLAYPORT	DP TBTPA ML P<3>
	DP_85D	DISPLAYPORT	DP TBTPA ML N<3>
	TBTDP_85D	TBTDP_RX	TBT A D2R C P<0>
	TBTDP_85D	TBTDP_RX	TBT A D2R C N<0>
	TBTDP_85D	TBTDP_RX	TBT A D2R P<0>
	TBTDP_85D	TBTDP_RX	TBT A D2R N<0>
	TBTDP_85D	TBTDP_RX	TBT A D2R C P<1>
	TBTDP_85D	TBTDP_RX	TBT A D2R C N<1>
	TBTDP_85D	TBTDP_RX	TBT A D2R P<1>
	TBTDP_85D	TBTDP_RX	TBT A D2R N<1>
	TBTDP_85D	TBTDP_RX	TBT A D2R1 AUXDDC P
	TBTDP_85D	TBTDP_RX	TBT A D2R1 AUXDDC N
	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C N
	DP_85D	DISPLAYPORT	DP TBTPA AUXCH P
	DP_85D	DISPLAYPORT	DP TBTPA AUXCH N
	TBTDP_85D	TBTDP_TX	TBT B R2D C P<1..0>
	TBTDP_85D	TBTDP_TX	TBT B R2D C N<1..0>
	TBTDP_85D	TBTDP_TX	TBT B R2D P<1..0>
	TBTDP_85D	TBTDP_TX	TBT B R2D N<1..0>
	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1>
	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1>
	DP_85D	DISPLAYPORT	DP TBTPB ML P<1>
	DP_85D	DISPLAYPORT	DP TBTPB ML N<1>
	DP_85D	DISPLAYPORT	DP B LSX ML P<1>
	DP_85D	DISPLAYPORT	DP B LSX ML N<1>
	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3>
	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3>
	DP_85D	DISPLAYPORT	DP TBTPB ML P<3>
	DP_85D	DISPLAYPORT	DP TBTPB ML N<3>
	TBTDP_85D	TBTDP_RX	TBT B D2R C P<0>
	TBTDP_85D	TBTDP_RX	TBT B D2R C N<0>
	TBTDP_85D	TBTDP_RX	TBT B D2R P<0>
	TBTDP_85D	TBTDP_RX	TBT B D2R N<0>
	TBTDP_85D	TBTDP_RX	TBT B D2R C P<1>
	TBTDP_85D	TBTDP_RX	TBT B D2R C N<1>
	TBTDP_85D	TBTDP_RX	TBT B D2R P<1>
	TBTDP_85D	TBTDP_RX	TBT B D2R N<1>
	TBTDP_85D	TBTDP_RX	TBT B D2R1 AUXDDC P
	TBTDP_85D	TBTDP_RX	TBT B D2R1 AUXDDC N
	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C N
	DP_85D	DISPLAYPORT	DP TBTPB AUXCH P
	DP_85D	DISPLAYPORT	DP TBTPB AUXCH N
	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C N
	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH P
	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH N
	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>
	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C P
	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C N
	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH P
	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH N
	DP_85D	DISPLAYPORT	DP INT ML C P<3..0>
	DP_85D	DISPLAYPORT	DP INT ML C N<3..0>
	DP_85D	DISPLAYPORT	DP INT ML P<3..0>
	DP_85D	DISPLAYPORT	DP INT ML N<3..0>
	DP_85D	DISPLAYPORT	DP INT AUXCH C P
	DP_85D	DISPLAYPORT	DP INT AUXCH C N
	DP_85D	DISPLAYPORT	DP INT AUXCH P
	DP_85D	DISPLAYPORT	DP INT AUXCH N

Notes:  
 AUX and DDC was removed from DISPLAYPORT or TBTDP\_RX/TX because it's not high speed, and to save routing space.

Only used on dual-port hosts.

SYNC MASTER=144 SYNC DATE=08/12/2011  
 PAGE TITLE  
**TBT,DP,HDMI Constraints**  
 Apple Inc.  
 DRAWING NUMBER <SCH NUM> D  
 REVISION <E4LABEL>  
 BRANCH <BRANCH>  
 PAGE 115 OF 120  
 SHEET 74 OF 78  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



### Camera Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P	31 32
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N	31 32
S2_MEM_CKE	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE	31 32
S2_MEM_CS	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT	32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>	31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DOS_P<0>	31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DOS_N<0>	31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DOS_P<1>	31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DOS_N<1>	31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>	31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>	31 32
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>	31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DO<7..0>	31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DO<15..8>	31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P	31 32 68
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N	31 32 68
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P	32 68
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N	32 68
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P	31 32 68
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N	31 32 68
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P	32 68
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N	32 68
S2_MEM_PWR			PP1V35_CAM	31 32
S2_MEM_PWR			PP0V675_CAM_VREF	31 32
S2_MEM_PWR			PP0V675_MEM_CAM_VREFCA	32
S2_MEM_PWR			PP0V675_MEM_CAM_VREFDO	32

### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2X_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_2OTHERMEM	*	=4X_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER	S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS*	*	*	S2MEM_2OTHER	S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA
S2_MEM_CMD	*	*	S2MEM_2OTHER				
S2_MEM_CTRL	*	*	S2MEM_2OTHER				
S2_MEM_CLK	*	*	S2MEM_2OTHER				
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF				
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD				
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL				
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL				
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM				
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR				
S2_MEM_PWR	*	*	DEFAULT				
GND	S2_MEM_*	*	S2MEM_2GND				

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

SYNC MASTER=144 SYNC DATE=08/12/2013

**Camera Constraints**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 116 OF 120

SHEET: 75 OF 78



### SMC SMBus & Charger Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	34 36 39 68
SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	34 36 39 68
SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	14 32 36 39 43 68 72
SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	14 32 36 39 43 68 72
SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	36 39 62 68
SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	36 39 62 68
SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SCL	36 39 51 52 68
SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	36 39 51 52 68
SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SCL	36 39 43 63
SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SDA	36 39 43 63

www.chinafix.com

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>SMC Constraints</b>			
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			PAGE
II NOT TO REPRODUCE OR COPY IT			117 OF 120
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			SHEET
IV ALL RIGHTS RESERVED			76 OF 78





8 7 6 5 4 3 2 1

**Change List:**

<RDAR://COMPONENT/XXXXXX> J44 HW EE SCHEMATIC | PROTO 0

**Kismet:**

AFP://KISMET.APPLE.COM/KISMET-PROJECTS/J44

**Useful Wiki Links:**

Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>  
Schematic Design Wiki - [https://hmts.ecs.apple.com/wiki/index.php/Schematic\\_Design](https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design)

**MobileMac HW Radar:**

<rdar://component/497591> MobileMac HW | Task  
<rdar://component/497587> MobileMac HW | Schematic  
<rdar://component/497585> MobileMac HW | New Bugs  
<rdar://component/497588> MobileMac HW | Layout  
<rdar://component/497590> MobileMac HW | Investigation  
<rdar://component/497589> MobileMac HW | Architecture

**Other Info:**

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

www.chinafix.com

D

D

C

C


B

B

A

A

8 7 6 5 4 3 2 1

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
<b>Reference</b>			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	120 OF 120	
	SHEET	78 OF 78	