

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# J43 MLB SCHEMATIC DVT

## REV 6.5.0

4/09/13

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	( .cna)	Contents	Date	Sync	Page	( .cna)	Contents	Date	Sync
1	1	Table of Contents	MASTER	MASTER	46	61	LPC+SPI Debug Connector	J41_MLB	04/02/2013
2	2	BOM Configuration	J41_MLB	04/09/2013	47	64	Audio: Speaker Amp	J41_MLB	02/06/2013
3	3	BOM Variants	K21_MLB	11/16/2010	48	69	Battery Connector	MASTER	MASTER
4	4	PD PARTS	MASTER	MASTER	49	70	DC-In & G3H Supply	J41_MLB	02/06/2013
5	5	CPU GFX/NCTF/RSVD	J41_MLB	02/06/2013	50	71	PBus Supply & Battery Charger	J41_MLB	02/09/2013
6	6	CPU Misc/JTAG/CFG/RSVD	J41_MLB	04/02/2013	51	72	CPU VR12.6 VCC Regulator IC	J41_MLB	04/09/2013
7	7	CPU DDR3/LPDDR3 Interfaces	J41_MLB	02/06/2013	52	73	CPU VR12.5 VCC Power Stage	J41_MLB	04/09/2013
8	8	CPU/PCH POWER	J41_MLB	04/09/2013	53	74	LPDDR3 Supply	J41_MLB	02/09/2013
9	9	CPU/PCH GROUNDS	J41_MLB	02/06/2013	54	75	5V S4RS3 / 3.3V S5 Power Supply	J41_MLB	09/17/2012
10	10	CPU Decoupling	WILL_J43	01/08/2013	55	76	1.05V S0 Power Supply	J41_MLB	03/28/2013
11	11	PCH Decoupling	J41_MLB	02/07/2013	56	77	LCD/KBD Backlight Driver	J41_MLB	02/06/2013
12	13	PCH Audio/JTAG/SATA/CLK	J41_MLB	02/06/2013	57	78	Misc Power Supplies	J41_MLB	02/06/2013
13	14	PCH PM/PCI/GFX	J41_MLB	02/06/2013	58	80	Power FETs	J41_MLB	02/06/2013
14	15	PCH PCIe/USB/LPC/SPI/SMBus	J41_MLB	02/06/2013	59	81	Power Control	J41_MLB	02/06/2013
15	16	PCH GPIO/MISC/LPIO	J41_MLB	04/02/2013	60	83	Internal DisplayPort Connector	J41_MLB	02/06/2013
16	18	CPU/PCH Merged XDP	J41_MLB	02/06/2013	61	95	Left I/O (LIO) Connector	CLEAN_J43	11/13/2012
17	19	Chipset Support	J41_MLB	02/06/2013	62	100	Power Aliases	J41_MLB	01/30/2013
18	20	Project Chipset Support	J41_MLB	02/15/2013	63	102	Signal Aliases	J41_MLB	08/30/2012
19	22	DDR3 VREF MARGINING	J41_MLB	02/12/2013	64	104	Func Test / No Test	J41_MLB	02/01/2013
20	23	LPDDR3 DRAM Channel A (0-31)	J41_MLB	02/06/2013	65	105	Project FCT/NC/Aliases	J41_MLB	09/13/2012
21	24	LPDDR3 DRAM Channel A (32-63)	J41_MLB	02/06/2013	66	110	PCB Rule Definitions	CONSTRAINTS	10/24/2012
22	25	LPDDR3 DRAM Channel B (0-31)	J41_MLB	02/06/2013	67	111	CPU Constraints	CONSTRAINTS	09/25/2012
23	26	LPDDR3 DRAM Channel B (32-63)	J41_MLB	02/06/2013	68	112	PCH Constraints 1	CLEAN_J43	11/13/2012
24	27	LPDDR3 DRAM Termination	J41_MLB	02/06/2013	69	113	PCH Constraints 2	J41_MLB	12/14/2012
25	28	Thunderbolt Host (1 of 2)	J41_MLB	02/06/2013	70	114	Memory Constraints	CONSTRAINTS	09/25/2012
26	29	Thunderbolt Host (2 of 2)	J41_MLB	02/06/2013	71	115	Thunderbolt Constraints	CONSTRAINTS	09/25/2012
27	30	TBT Power Support	J41_MLB	02/06/2013	72	116	Camera Constraints	J41_MLB	01/30/2013
28	32	Thunderbolt Connector A	J41_MLB	02/07/2013	73	117	SMC Constraints	CONSTRAINTS	09/25/2012
29	35	Wireless Connector	J41_MLB	02/06/2013	74	118	Project Specific Constraints	J41_MLB	12/07/2012
30	37	SSD Connector	J41_MLB	04/09/2013	75	119	Project Specific Constraints	CONSTRAINTS	09/25/2012
31	39	Camera 1 of 2	J41_MLB	04/02/2013	76	121	Reference	J41_MLB	07/03/2012
32	40	Camera 2 of 2	J41_MLB	03/20/2013					
33	44	SD READER CONNECTOR	MASTER	07/01/2011					
34	45	SD CONTROLLER (GL3219)	MASTER	10/11/2010					
35	46	External A USB3 Connector	J41_MLB	02/07/2013					
36	48	IPD Connector	J41_MLB	02/12/2013					
37	50	SMC	J41_MLB	02/06/2013					
38	51	SMC Shared Support	J41_MLB	02/06/2013					
39	52	SMC Project Support	J41_MLB	02/06/2013					
40	53	SMBus Connections	J41_MLB	02/06/2013					
41	54	High Side Current Sensing	J41_MLB	03/28/2013					
42	55	Voltage & Load Side Current Sensing	J41_MLB	03/28/2013					
43	56	Debug Sensors 1	J41_MLB	03/28/2013					
44	58	Thermal Sensors	J41_MLB	02/06/2013					
45	60	Fan	J41_MLB	02/06/2013					

# ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9800	1	SCHEM_MLB,J43	SCH	CRITICAL	
820-3437	1	PCBF_MLB,J43	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:  
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.  
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE <PART_DESCRIPTION>	
Apple Inc.	DRAWING NUMBER <SCH_NUM> REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
BRANCH <BRANCH>	PAGE 1 OF 121 SHEET 1 OF 76

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE, COMMON, MLB_MISC, MLB_DEBUG: ENG, MLB_PROGPARTS
MLB_MISC	PP5V5_DCIN:NO, TBTHV:P15V, EDP, CAM_XTAL:NO, CAM_WAKE:NO, APCLKRQ:ISOL, TPAD_INTWAKE:SHARED, USB_PWR:S3, SD_ON_MLB, VCORE_FETS
MLB_DEVEL: ENG	ALTERNATE, BKLT: ENG, XDP_CONN, DDRVREF_DAC, S0PGOOD_ISL, DBGLED, ISNS: ENG
MLB_DEVEL: PVT	XDP_CONN
MLB_DEBUG: ENG	DEVEL_BOM, XDP, LPCPLUS
MLB_DEBUG: PVT	DEVEL_BOM, BKLT: PROD, XDP, LPCPLUS, ISNS: PROD
MLB_DEBUG: PROD	BKLT: PROD, LPCPLUS, XDP, ISNS: PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS: ENG	CPU_ML1280: YES, CPUV0_1280: YES, DRAM_1280: YES, P1V05_1280: YES, AIRPORT_1280: YES, SSD_1280: YES, LOBELT_1280: YES, P3V15_1280: YES, P3V30_1280: YES, OTHER_ML_1280: YES, CAM_1280: YES, CPU00R_1280: YES, PANEL_1280: YES
ISNS: PROD	CPU_ML1280: YES, CPUV0_1280: YES, DRAM_1280: YES, P1V05_1280: NO, AIRPORT_1280: NO, SSD_1280: YES, LOBELT_1280: NO, P3V15_1280: NO, P3V30_1280: NO, OTHER_ML_1280: NO, CAM_1280: NO, CPU00R_1280: NO, PANEL_1280: NO

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3: HYNIX_4GB	RAMCFG0: L, RAMCFG1: L, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: HYNIX_4GB
DDR3: HYNIX_8GB	RAMCFG0: L, RAMCFG1: L, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: HYNIX_8GB
DDR3: SAMSUNG_4GB	RAMCFG0: L, RAMCFG1: H, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: SAMSUNG_4GB
DDR3: SAMSUNG_8GB	RAMCFG0: L, RAMCFG1: H, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: SAMSUNG_8GB
DDR3: ELPIDA_4GB	RAMCFG0: H, RAMCFG1: H, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: ELPIDA_4GB
DDR3: ELPIDA_8GB	RAMCFG0: H, RAMCFG1: H, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: ELPIDA_8GB
DDR3: MICRON_4GB	RAMCFG0: H, RAMCFG1: L, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: MICRON_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0865	1	EEPROM, 256KBIT, SPI, 5MHZ, 1.8V, 2X3QFN	U2890	CRITICAL	TBTROM: BLANK
341S3802	1	IC, EEPROM, C/S (V23.4) EVT, J41/J41	U2890	CRITICAL	TBTROM: PROG
338S1159	1	IC, BMC12-A3, 40MHZ/500MIPS MCU, 9X9, 157BGA	U5000	CRITICAL	SMC: BLANK
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8K6X0.8	U6100	CRITICAL	BOOTROM_MAC: BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8K6X0.8	U6100	CRITICAL	BOOTROM_NUM: BLANK
341S3809	1	IC, EFI ROM (V0071) DVT, J41/J43	U6100	CRITICAL	BOOTROM: PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4525	1	HSW, SR16M, PRQ, CO, 1.3, 15W, 2+3, 1.0, 3M, BGA	U0500	CRITICAL	CPU: 1.3GHZ
337S4526	1	HSW, SR16L, PRQ, CO, 1.4, 15W, 2+3, 1.1, 3M, BGA	U0500	CRITICAL	CPU: 1.4GHZ
337S4528	1	HSW, SR16H, PRQ, CO, 1.7, 15W, 2+3, 1.1, 4M, BGA	U0500	CRITICAL	CPU: 1.7GHZ
338S1113	1	IC, TWT, CR-4C, B1, PRQ, C10, 288, 12X12 FC-CSP	U2800	CRITICAL	
338S1186	1	IC, BMC15700A2, S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
607-6811	1	ASSEMBLY, SUBASSY, PCBA, HALL EFFECT, K99	J6955	CRITICAL	J41_MLB
946-3892	1	J11/J13 MLB DYNAMX ADHESIVE 29993-SC 0.4g	GLUE	CRITICAL	
825-7670	1	LABEL, TEXT, MLB, K21/K78	LABEL		
376S0964	2	MOSFET, N-CH, 25V, 30A, 9.6M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET: REN
376S1104	2	MOSFET, N-CH, 25V, 30A, 6.1M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET: REN
376S1173	2	MOSFET, N-CH, 30V, 15.3A, 12M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET: VSHY
376S1174	2	MOSFET, N-CH, 30V, 22A, 6.0M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET: VSHY
900-0090	1		SOLDERPASTE	CRITICAL	

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: HYNIX_4GB
333S0681	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: HYNIX_8GB
333S0676	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: SAMSUNG_4GB
333S0680	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: SAMSUNG_8GB
333S0678	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: ELPIDA_4GB
333S0666	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: ELPIDA_8GB
333S0679	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: MICRON_4GB

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Toshiba alt for Diodes dual
376S1129	376S0855		ALL	NEC alt for Diodes dual
376S1089	376S1128		ALL	NEC alt for Diodes single
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
152S0586	152S1301		ALL	Dale/Vishay alt to Cytac
372S0186	372S0185		ALL	NEC alt to Diodes
197S0479	197S0478		ALL	200W Epcos alt to NEC
376S1053	376S0604		ALL	Diodes alt to Fairchild
371S0713	371S0558		ALL	Diodes alt to ST Micro
128S0371	128S0376		ALL	Kemet alt to Sanyo
128S0394	128S0415		ALL	NEC alt to Sanyo
152S1821	152S1757		ALL	Cytac alt to NEC
197S0480	197S0343		ALL	NEC crystal alt to TSC
197S0481	197S0343		ALL	Epson crystal alt to TSC
107S0254	107S0241		ALL	Cytac sense R alt to TFF
353S3452	353S1286		ALL	Maxim alt to Microchip
128S0386	128S0284		ALL	Kemet alt to Sanyo
128S0397	128S0325		ALL	Kemet alt to Sanyo
377S0155	377S0104		ALL	Onsemi alt to Infineon
128S0398	128S0220		ALL	Kemet alt to Sanyo
197S0542	197S0544		ALL	NEC alt to TSC
197S0545	197S0544		ALL	Epson alt to TSC
138S0681	138S0638		ALL	Taiyo alt to Samsung
138S0841	138S0638		ALL	Murata alt to Samsung
376S1180	376S0761		ALL	Beneas alt to Vishay
152S1876	152S1804		ALL	TK alt to Toko
107S0255	107S0240		ALL	Cytac alt to TFF
107S0250	107S0248		ALL	Cytac alt to TFF

SYNC MASTER=J41\_MLB SYNC DATE=04/09/2013

PAGE TITLE

### BOM Configuration

Apple Inc. <SCH\_NUM> D

Apple Inc. <E4LABEL>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH <BRANCH>

PAGE 2 OF 121

SHEET 2 OF 76

BOM Variants NOTE: All the "GOOD" BOM Configs have been de-activated

BOM NUMBER	BOM NAME	BOM OPTIONS
639-4146	PCBA,MLB,GOOD,HY-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4293	PCBA,MLB,GOOD,HY-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4294	PCBA,MLB,GOOD,EL-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4295	PCBA,MLB,GOOD,EL-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4745	PCBA,MLB,GOOD,MI-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4445	PCBA,MLB,BETTER,HY-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4446	PCBA,MLB,BETTER,HY-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4447	PCBA,MLB,BETTER,EL-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4448	PCBA,MLB,BETTER,EL-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4746	PCBA,MLB,BETTER,MI-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4755	PCBA,MLB,BEST,HY-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_4GB
639-4756	PCBA,MLB,BEST,HY-8GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_8GB
639-4757	PCBA,MLB,BEST,EL-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_4GB
639-4758	PCBA,MLB,BEST,EL-8GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_8GB
639-4759	PCBA,MLB,BEST,MI-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:MICRON_4GB
685-0025	CMN PTS,PCBA,MLB,J43	MLB_COMMON
985-0018	J43 MLB DEVELOPMENT BOM	MLB_DEVEL:ENG
685-0064	VCORE FET,REN,J43	VCORE_FET:REN
685-0065	VCORE FET,VSHY,J43	VCORE_FET:VSHY

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
685-0064	685-0065		ALL	Replace alt for Vishay

333S0704	333S0700		ALL	Elpida COM DRAM alt to Hynix
----------	----------	--	-----	------------------------------

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3758	1	IC,SMC-A3 SCPL,EXT,V22.12a19,PROTO 1,J43	U5000	CRITICAL	SMC:PROG

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1215	1	IC,QL3219,USB3 SD CARD READER,46P,LQFN	U4500	CRITICAL	

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
985-0018	1	J43 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
685-0025	1	CMN PTS,PCBA,MLB,J43	CMNPTS	CRITICAL	MLB_CMNPTS
685-0065	1	VCORE FET,VSHY,J43	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=K21\_MLB SYNC DATE=11/16/2010

**BOM Variants**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE 3 OF 121  
 SHEET 3 OF 76


PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-5107	1	CAN, TOPSIDE, ALT, J41/J43	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN, TOPSIDE, COVER, ALT, J41/J43	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN, TBT, J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, J11/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN, MDP, J11/J13	MDFCAN	CRITICAL	
806-3083	1	SHLD, USB, M/B, J11/J13	USBCAN	CRITICAL	
725-1792	1	INSULATOR, CPU, J41/J43	CPU_INSULATOR	CRITICAL	


Plated Board Slot




CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss





SSD Boss




EMI I/O Pogo Pins

DisplayPort Pogo USB/SD Card Pogo



Can Slots



SYNC MASTER=MASTER		SYNC DATE=MASTER	
<b>PD PARTS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	4 OF 121
		SHEET	4 OF 76

D

D

C




C

B

B


A

A



D

D




C

C

www.laptop-schematics.com

B


B



A

A

CFG<10>:SAFE MODE BOOT 1 = NORMAL OPERATION 0 = POWER FEATURES NOT ACTIVE  
CFG<9> :NO SVID-CAPABLE VR 1 = VR SUPPORTS SVID 0 = VR DOES NOT SUPPORT SVID  
CFG<8> :ALLOW NOA ON LOCKED UNITS 1 = NORMAL OPERATION 0 = NOA ALWAYS UNLOCKED  
CFG<4> :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED  
CFG<1> :PCH-LESS MODE 1 = NORMAL OPERATION 0 = PCH-LESS MODE  
CFG<0> :RESET SEQUENCE STALL 1 = NORMAL OPERATION 0 = STALL AFTER PCU PLL LOCK



SYNC MASTER=J41 MLB SYNC DATE=04/02/2013

CPU Misc/JTAG/CFG/RSVD

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH\_NUM> SIZE D  
REVISION <E4LABEL>  
BRANCH <BRANCH>  
PAGE 6 OF 121  
SHEET 6 OF 76





HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.  
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.  
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

D

C

B


A

D

C

B


A



CRITICAL OMIT TABLE		PPVCC S0 CPU	
U0500	HASWELL-ULT	VCC	C36
2C+GT2	BGA-TSP	VCC	C40
SYM 12 OF 19	HSW ULT POWER	VCC	C44
		VCC	C48
		VCC	C52
		VCC	C56
		VCC	E23
		VCC	E25
		VCC	E27
		VCC	E29
		VCC	E31
		VCC	E33
		VCC	E35
		VCC	E37
		VCC	E39
		VCC	E41
		VCC	E43
		VCC	E45
		VCC	E47
		VCC	E49
		VCC	E51
		VCC	E53
		VCC	E55
		VCC	E57
		VCC	F24
		VCC	F28
		VCC	F32
		VCC	F36
		VCC	F40
		VCC	F44
		VCC	F48
		VCC	F52
		VCC	F56
		VCC	G23
		VCC	G25
		VCC	G27
		VCC	G29
		VCC	G31
		VCC	G33
		VCC	G35
		VCC	G37
		VCC	G39
		VCC	G41
		VCC	G43
		VCC	G45
		VCC	G47
		VCC	G49
		VCC	G51
		VCC	G53
		VCC	G55
		VCC	G57
		VCC	H23
		VCC	J23
		VCC	K23
		VCC	K57
		VCC	L22
		VCC	M23
		VCC	M57
		VCC	P57
		VCC	U57
		VCC	W57

SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
PAGE TITLE			
<b>CPU/PCH POWER</b>			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	8 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	8 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	






PAGE TITLE		DRAWING NUMBER		SIZE	
CPU/PCH GROUNDS		<SCH_NUM>		D	
Apple Inc.		REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		9 OF 121	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		9 OF 76	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

All Intel recommendations from Intel doc #503160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 1.0 unless stated otherwise

### CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff  
Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


64 62 52 42 8 PPVCC\_S0\_CPU




### CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603  
Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

42 PPVMEMIO\_S0\_CPU



SYNC MASTER=WILL_J43		SYNC DATE=01/08/2013	
<b>CPU Decoupling</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	10 OF 121
		SHEET	10 OF 76




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com


LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srinii, dated 9/10/2012 2:11pm.

SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
PAGE TITLE			
<b>PCH Decoupling</b>			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	12 OF 121
		SHEET	11 OF 76



CRITICAL OMIT\_TABLE

U0500  
HASWELL-ULT  
2C+GT2  
BGA-TSP  
SYM 5 OF 19



PCIe Port assignments: SATA Port assignments:

SSD Lane 3 Primary HDD/SSD


SSD Lane 2 Reserved: ODD

SSD Lane 1 Unused

SSD Lane 0 Secondary HDD/SSD


CRITICAL OMIT\_TABLE

U0500  
HASWELL-ULT  
2C+GT2  
BGA-TSP  
SYM 6 OF 19




PPIV05 S0 PCH VCCACKLPLL # 11

R1380 3.01K 1/20W MF 201  
PLACE\_NEAR=U0500.C26:2.54mm





SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

PCH Audio/JTAG/SATA/CLK	
Apple Inc.	DRAWING NUMBER <SCH_NUM> SIZE D
NOTICE OF PROPRIETARY PROPERTY:	REVISION <E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH <BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE 13 OF 121
II NOT TO REPRODUCE OR COPY IT	SHEET 12 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	



SLP\_S0# can be driven high outside of S0  
U1420 ensures signal will only be high in S0.



SYNC\_MASTER=J41\_MLB SYNC\_DATE=02/06/2013

PCH PM/PCI/GFX

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH\_NUM> D


REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 14 OF 121

SHEET 13 OF 76





PCIe Port Assignments:

Thunderbolt lane 0

Thunderbolt lane 1

Thunderbolt lane 2

Thunderbolt lane 3

AirPort

Reserved: FireWire

SD Card Reader (& Ethernet if combo)

Camera

CRITICAL OMIT\_TABLE

U0500 HASWELL-ULT 2C+GT2 BGA-TSE SYM 11 OF 19

PERN5_L0	F10
PERP5_L0	E10
PETN5_L0	C23
PETP5_L0	C22
PERN5_L1	F8
PERP5_L1	E8
PETN5_L1	B23
PETP5_L1	A23
PERN5_L2	H10
PERP5_L2	G10
PETN5_L2	B21
PETP5_L2	C21
PERN5_L3	E6
PERP5_L3	F6
PETN5_L3	B22
PETP5_L3	A21
PERN3	G11
PERP3	F11
PETN3	C29
PETP3	B30
PERN4	F13
PERP4	G13
PETN4	B29
PETP4	A29
PERN1/USB3RN2	G17
PERP1/USB3RP2	F17
PETN1/USB3TN2	C30
PETP1/USB3TP2	C31
PERN2/USB3RN3	F15
PERP2/USB3RP3	G15
PETN2/USB3TN3	B31
PETP2/USB3TP3	A31
RSVD	E15
RSVD	E13
RSVD	A27
PCIE_RCOMP	NCX
PCIE_IREF	B27

USB Port Assignments:

Ext A (LS/FS/HS)

Ext B (LS/FS/HS)

BT

IR

Trackpad

Unused

Reserved: Camera

Reserved: SD (HS)

USB3 Port Assignments:

Ext A (SS)


Ext B (SS)

CRITICAL OMIT\_TABLE

U0500 HASWELL-ULT 2C+GT2 BGA-TSE SYM 7 OF 19

(IPU) LAD0	AN2
LAD1	AP2
LAD2	AH1
LAD3	AL2
LFRAME*	AN1
SPI_CLK (IPU)	AA3
SPI_CS0* (IPU)	Y7
SPI_CS1* (IPU)	Y4
SPI_CS2* (IPU)	AC2
SPI_MOSI (IPU/IPD)	AA2
SPI_MISO (IPU)	AA4
SPI_IO2 (IPU)	Y6
SPI_IO3 (IPU)	AF1
SMBALERT*/GPIO11	AN2
SMBCLK	AP2
SMBDATA	AH1
SML0ALERT*/GPIO60	AL2
SML0CLK	AN1
SML0DATA	AK1
SML1ALERT*/PCHHOT*/GPIO73	AU4
SML1CLK/GPIO75	AU3
SML1DATA/GPIO74	AH3
(IPU/IPD) CL_CLK	AF2
(IPU/IPD) CL_DATA	AD2
CL_RST*	AF4

SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.



SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

PAGE TITLE: PCH PCIe/USB/LPC/SPI/SMBus

DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 15 OF 121

SHEET: 14 OF 76

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED




Extra BPM Testpoints

- 67 4 XDP\_BPM L<2> TP1802
- 67 4 XDP\_BPM L<3> TP1803
- 67 4 XDP\_BPM L<4> TP1804
- 67 4 XDP\_BPM L<5> TP1805
- 67 4 XDP\_BPM L<6> TP1806
- 67 4 XDP\_BPM L<7> TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.



PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals

- 18 11 XDP\_MLB\_RAMCFG0 TP1870
- 35 16 14 XDP\_USB\_EXT\_A\_OC\_L MAKE\_BASE=TRUE
- 65 61 14 XDP\_USB\_EXT\_B\_OC\_L MAKE\_BASE=TRUE
- 14 XDP\_USB\_EXT\_C\_OC\_L TP1873
- 14 XDP\_USB\_EXT\_D\_OC\_L TP1874
- 33 16 15 XDP\_SDCONN\_STATE\_CHANGE\_L MAKE\_BASE=TRUE
- 18 11 XDP\_MLB\_RAMCFG1 TP1876
- 18 11 XDP\_MLB\_RAMCFG2 TP1877
- 18 11 XDP\_MLB\_RAMCFG3 TP1878
- 25 18 16 11 XDP\_JTAG\_ISP\_TCK
- 12 XDP\_SSD\_PCIE3\_SEL\_L R1881 1K
- 12 XDP\_SSD\_PCIE2\_SEL\_L R1882 1K
- 12 XDP\_SSD\_PCIE1\_SEL\_L R1883 1K
- 12 XDP\_SSD\_PCIE0\_SEL\_L R1884 1K
- 64 44 16 11 XDP\_LPCPLUS\_GPIO
- 10 XDP\_PCH\_GPIO17 TP1886
- 10 XDP\_PCH\_GPIO76 TP1887
- 25 18 16 11 XDP\_JTAG\_ISP\_TDI MAKE\_BASE=TRUE


Non-XDP Signals

- XDP\_USB\_EXT\_A\_OC\_L
- XDP\_USB\_EXT\_B\_OC\_L
- XDP\_SDCONN\_STATE\_CHANGE\_L
- XDP\_JTAG\_ISP\_TCK
- SSD\_PCIE\_SEL\_L
- XDP\_LPCPLUS\_GPIO
- XDP\_JTAG\_ISP\_TDI

NOTE: Must not short XDP pins together!

Unused & MLB\_RAMCFGx GPIOs have TPs.  
 USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.  
 SDCONN\_STATE\_CHANGE\_L is aliased, do not plug/unplug SD Cards during PCH debug.  
 JTAG\_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.  
 NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.  
 SSD\_PCIEx\_SEL\_L straps are connected via 1K to common net.  
 LPCPLUS\_GPIO is aliased, do not attempt use during PCH debug.

CPU JTAG Isolation



- 62 57 PP1V05\_SUS
- 16 12 PCH\_JTAGX R1899 1K
- 69 64 16 12 XDP\_PCH\_TDO R1890 51
- 69 64 16 12 XDP\_PCH\_TDI R1891 51
- 69 64 16 12 XDP\_PCH\_TMS R1892 51
- 69 64 16 12 XDP\_PCH\_TCK R1896 51
- 67 64 16 12 XDP\_CPUPCH\_TRST R1897 51

SYNC MASTER=J41\_MLB SYNC DATE=02/06/2013

CPU/PCH Merged XDP

Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	18 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	16 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# System RTC Power Source & 32kHz / 25MHz Clock Generator


Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)


PP3V42 G3H  
Coin-Cell: VBAT (300-ohm & 10uF RC)  
No Coin-Cell: 3.42V G3Hot  
PP3V3 S5  
Coin-Cell & G3Hot: 3.42V G3Hot  
Coin-Cell & No G3Hot: 3.3V S5  
No Coin-Cell: 3.3V S5

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.


CAM XTAL Power  
TBT XTAL Power




## PCH 24MHz Crystal



## PCH 24MHz Outputs




## PCH Reset Button




## Memory VTT Enable Level-Shifter


CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




## PCH ME Disable Strap



## VCCST (1.05V S0) PWRGD




## PCH PWROK Generation




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	19 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	17 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



### Platform Reset Connections




### GreenCLK 25MHz Power




### DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface. DP++ spec violation, should remove!




### Thunderbolt Pull-up/downs

Cactus Ridge GO2SX signal pulled-up to SUS rail




### Power State Debug LEDs

(For development only)




### RAM Configuration Straps


Pull-downs for chip-down RAM systems



### LPDDR3 Alias Support



### TBT Aliases



SYNC MASTER=J41 MLB SYNC DATE=02/15/2013

Project Chipset Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 20 OF 121

SHEET: 18 OF 76



# Page Notes

Power aliases required by this page:

- =PP3V3\_S3\_VREFMRGN
- =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:

- =I2C\_VREFDACS\_SCL
- =I2C\_VREFDACS\_SDA
- =I2C\_PCA9557D\_SCL
- =I2C\_PCA9557D\_SDA

BOM options provided by this page:

- DDRVREF\_DAC - Stuffs DAC margining circuit.

# CPU-Based Margining

FETs for CPU isolation during DAC margining


NOTE: CPU DAC output step sizes:  
 DDR3 (1.5V) 7.70mV per step  
 DDR3L (1.35V) 6.99mV per step  
 LPDDR3 (1.2V) ??.?mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN\_CPU\_EN is low to remove short due to CPU.

# DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V)      DDR3L (1.35V)
Margined target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV)      0.972V - 1.714V (+/- 371mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA)      0.000V - 2.694V (0x00 - 0xD1)
Vref current:	+73uA - -73uA (= sourced)		+82uA - -82uA (= sourced)		+21uA - -21uA (= sourced)      +25uA - -25uA (= sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output      3.53mV / step @ output

SYNC MASTER=J41 MLB      SYNC DATE=02/12/2013


**DDR3 VREF MARGINING**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH\_NUM>      SIZE: D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 22 OF 121  
 SHEET: 19 OF 76

# LPDDR3 CHANNEL A (0-31)




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel A (0-31)			
DRAWING NUMBER Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>		BRANCH <BRANCH>	PAGE 23 OF 121
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET 20 OF 76

# LPDDR3 CHANNEL A (32-63)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel A (32-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 24 OF 121		SHEET 21 OF 76	


# LPDDR3 CHANNEL B (0-31)



PLACEMENT\_NOTE:  
 10uF caps are shared between DRAM.  
 Distribute evenly.

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel B (0-31)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 25 OF 121		SHEET 22 OF 76	


# LPDDR3 CHANNEL B (32-63)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel B (32-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 26 OF 121		SHEET 23 OF 76	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK



www.laptop-schematics.com

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Termination			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 27 OF 121		SHEET 24 OF 76	




NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Thunderbolt Host (1 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	28	OF	121
SHEET	25	OF	76

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.



EDP numbers are from 12/22/2011 email from Haim Lustig (Intel) to Paul Baker (Apple)  
 Power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	26 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


# Page Notes

Power aliases required by this page:  
 - =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 - =PP15V\_TBT\_REG (15V Boost Output)  
 - =PP3V3\_TBT\_P3V3TBTFFET (3.3V FET Input)  
 - =PP3V3\_TBT\_FET (3.3V FET Output)  
 - =PP3V3\_S0\_TBTTPWRCTL  
 - =PP1V05\_TBT\_P1V05TBTFFET (1.05V FET Input)  
 - =PP1V05\_TBT\_FET (1.05V FET Output)


Signal aliases required by this page:  
 - =TBT\_CLKREQ\_L  
 - =TBT\_RESET\_L

BOM options provided by this page:  
 (NONE)


## TBT 15V Boost Regulator



## Supervisor & CLKREQ# Isolation



## TBT "POC" Power-up Reset



Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ 25.8 mOhm Max

Part	TPS22920
Type	Load Switch
R(on)	6.1 mOhm Typ 10.4 mOhm Max

Part	TPS22920
Type	Load Switch
R(on)	6.1 mOhm Typ 10.4 mOhm Max

SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

**TBT Power Support**

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM> D
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	30 OF 121
SHEET	27 OF 76



### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt device attach.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal Min Max  
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)




### Thunderbolt Connector A



SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
<b>Thunderbolt Connector A</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		32 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		28 OF 76	







3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max


SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Wireless Connector		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	35 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	29 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	




SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
PAGE TITLE			
<b>SSD Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	37 OF 121
		SHEET	30 OF 76



PAGE TITLE		SYNC DATE=04/02/2013	
Camera 1 of 2		DRAWING NUMBER	SIZE
Apple Inc.		<SCH NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	39 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	31 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PAGE TITLE		DRAWING NUMBER	
Camera 2 of 2		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		40 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		32 OF 76	



SYNC_MASTER=MASTER		SYNC_DATE=07/01/2011	
<b>SD READER CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	44	OF	121
SHEET	33	OF	76



# 3.3V S3 SD Card Switch




Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ
Current	2.5A



SYNC MASTER=MASTER		SYNC DATE=10/11/2010	
PAGE TITLE			
SD CONTROLLER (GL3219)		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	45 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	34 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

Right USB Port A

USB Port Power Switch




Mojo SMC Debug Mux




SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	35 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# IPD Flex Connector



CRITICAL  
518S0884  
J4800  
TF13BS-20S-0.4SH  
F-RT-SM-1

SYNC MASTER=J41 MLB		SYNC DATE=02/12/2013	
<b>IPD Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	48 OF 121
		SHEET	36 OF 76




NOTE:  
 SMS Interrupt can be active high or low, rename net accordingly.  
 If SMS interrupt is not used, pull up to SMC rail.


NOTE:  
 Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
Apple logo		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	50 OF 121
		SHEET	37 OF 76

### SMC Reset "Button", Supervisor & AVREF Supply




### Debug Power "Buttons"




### SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz



### SMC12 PECl Support



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
<b>SMC Shared Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	51 OF 121
		SHEET	38 OF 76



D

D

C

C

B


B

A





A

41 39 37	SMC HS COMPUTING ISENSE	SMC HS COMPUTING ISENSE	37 39 41
42 39 37	SMC PBUS VSENSE	SMC PBUS VSENSE	37 39 42
41 39 37	SMC BMON ISENSE	SMC BMON ISENSE	37 39 41
41 39 37	SMC DCIN ISENSE	SMC DCIN ISENSE	37 39 41
42 39 37	SMC DCIN VSENSE	SMC DCIN VSENSE	37 39 42
43 39 37	SMC BMON DISCRETE ISENSE	SMC BMON DISCRETE ISENSE	37 39 43
42 39 37	SMC CPU ISENSE	SMC CPU ISENSE	37 39 42
41 39 37	SMC OTHER HI ISENSE	SMC OTHER HI ISENSE	37 39 41
43 39 37	SMC PANEL ISENSE	SMC PANEL ISENSE	37 39 43
41 39 37	SMC IV2S3 ISENSE	SMC IV2S3 ISENSE	37 39 41
41 39 37	SMC LCDBKLT ISENSE	SMC LCDBKLT ISENSE	37 39 41
42 39 37	SMC P3V3S5 ISENSE	SMC P3V3S5 ISENSE	37 39 42
41 39 37	SMC WLAN ISENSE	SMC WLAN ISENSE	37 39 41
41 39 37	SMC SSD ISENSE	SMC SSD ISENSE	37 39 41
41 39 37	SMC P3V3S0 ISENSE	SMC P3V3S0 ISENSE	37 39 41
41 39 37	SMC CAMERA ISENSE	SMC CAMERA ISENSE	37 39 41
	PP3V3 S0SW SD	PP3V3 S0SW SD alias on page 103	
42 39 37	SMC P1V05S0 VSENSE	SMC P1V05S0 VSENSE	37 39 42
42 39 37	SMC CPUDDR ISENSE	SMC CPUDDR ISENSE	37 39 42
42 39 37	SMC P1V05S0 ISENSE	SMC P1V05S0 ISENSE	37 39 42
42 39 37	SMC CPU VSENSE	SMC CPU VSENSE	37 39 42
43 39 37	SMC CPUVR ADJUST ISENSE	SMC CPUVR ADJUST ISENSE	37 39 43
43 39 37	SMC CPU IMON ISENSE	SMC CPU IMON ISENSE	37 39 43
64 41 39 38 37 29	PP3V3 WLAN	PP3V3 WLAN	29 37 38 39 41 64


58 42 39 37	SMC SENSOR PWR EN	SMC SENSOR PWR EN	37 39 42 58
39 37 29	SMC WIFI PWR EN	SMC WIFI PWR EN	29 37 39
39 37	TP SMC 5VSW PWR EN	TP SMC 5VSW PWR EN	37 39



Top-Block Swap



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
SMC Project Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	52 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	39 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



LYNX POINT LP S0 SMBus "0" Connections

SMC "0" SMBus S0 Connections

SMC "5" SMBus G3H Connections









LYNX POINT LP S0 "SMLink 0" Connections

SMC S0 "1" SMBus Connections

LYNX POINT LP S0 "SMLink 1" Connections

(\* = Multiple options)

	J43	J41
Internal DP	Samsung LGD	Samsung LGD ADO
Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)	N Y * Y *	
Parade T-con - (0x10-0x1F or 0x30-0x3F)	Y N * N *	
DVR - (Write: 0x4E Read: 0x4F)	Y Y Y Y N	



SYNC MASTER=J41 MLB SYNC DATE=02/06/2013


**SMBus Connections**

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
53 OF 121	
SHEET	
40 OF 76	


ICOR : COMPUTING High Side Current Sense




IOOR : OTHER High Side Current Sense




IROC : 3.3V S0 FET Current Sense



IS2C : 3.3V Camera Current Sense




CHARGER BMON High Side Current Sense




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SENSE,0.003OHM,1W,4-TERM,1%,0612,TFT	R5480	CRITICAL	


IM3C :DDR 1V2 Current Sense (LPDDR + CPUDDR)




IAPC :AirPort Current Sense



ISDC : SSD Current Sense



IBLC : LCD Backlight Driver Input Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5485		SSD_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO

High Side Current Sensing


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


54 OF 121

41 OF 76


VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C : 3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5541		CPUVR_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5561		P1V05_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5595		P3V3S5_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5575		CPUDDR_ISNS:NO

Voltage & Load Side Current Sensing

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


SYNC MASTER=J41 MLB SYNC DATE=03/28/2013

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 55 OF 121  
 SHEET: 42 OF 76



### ICS3 : Adjustable Gain CPU VR Current


### Sense Pins gain stage for U5800 (EMC1704)




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA


### ILDC :LCD Panel Current Sense / Filter




### VR IMON Current Sense Filter



### Discrete High side Current threshold



### BMON : Discrete BMON Current Sense / Filter



Vref = 0.406mV Vth = 0.442 = 1A from Battery  
 Vtl = 0.290mv = 0.687A from battery  
 Hysteresis TBD based on RC value changes

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=J41 MLB SYNC DATE=03/28/2013

**Debug Sensors 1**


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 56 OF 121  
 SHEET: 43 OF 76




# CPU Proximity, Inlet ,DDR and BMON THR Sensor



## TBT,MLB Bottom Proximity Sensors



## TBT, MLBBOT and TBD Temp Sensor




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
<b>Thermal Sensors</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	58 OF 121
		SHEET	44 OF 76

# FAN CONNECTOR

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Fan			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	60 OF 121
		SHEET	45 OF 76

D

D

C


C

B


B

A


A



### LPC+SPI Connector



### SPI Bus Series Termination



SYNC MASTER=J41 MLB		SYNC DATE=04/02/2013	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	61 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	46 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1


### SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB

Right Speaker Connector



D

D

C

C

B

B

A

A

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE <b>Audio: Speaker Amp</b>			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 64 OF 121		SHEET 47 OF 76	

8

7

6

5

4

3


2

1



www.laptop-schematics.com

### 13" SPECIFIC Battery Connector




www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Battery Connector			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		69 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		48 OF 76	


MLB to LIO Power Cable Connector

CRITICAL  
J7000  
WTB-PWR-M82  
M-RT-SM




Input impedance of 68K meets sparkitecture requirements for detection of B121 (16.5V)

CRITICAL  
Q7010  
SI5419DU  
POWERPAK



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator




Vout = 3.425V  
300mA Max Output  
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

SYNC MASTER=141 MLB		SYNC DATE=02/06/2013	
PAGE TITLE DC-In & G3H Supply			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 70 OF 121		SHEET 49 OF 76	




SYNC MASTER=J41 MLB		SYNC DATE=02/09/2013	
PAGE TITLE			
PBus Supply & Battery Charger			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION			
<E4LABEL>			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		71 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		50 OF 76	




SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	51 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	52 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SKIPSEL Strap  
 VREF2 | Auto Skip | (Higher Efficiency)  
 VREG3 | OOA Auto Skip | (Lower Efficiency)


SYNC MASTER=J41 MLB		SYNC DATE=09/17/2012	
5V S4RS3 / 3.3V S5 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION			
<E4LABEL>			
BRANCH			
<BRANCH>			
PAGE		75 OF 121	
SHEET		54 OF 76	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE  
 PROPRIETARY PROPERTY OF APPLE INC.  
 THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED.




# 1.05V S0 Regulator

www.laptop-schematics.com



SYNC MASTER=J41 MLB		SYNC DATE=03/28/2013	
PAGE TITLE <b>1.05V S0 Power Supply</b>			
DRAWING NUMBER Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 76 OF 121
			SHEET 55 OF 76






PPBUS S0 LCDBKLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EDP)

\*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS  
 \*PPBUS\_SW\_LCDBKLT\_PWR\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.  
 \*LCD\_BKLT\_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

10.2 ohm resistors for current measurement on LED strings.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7717, R7718, R7719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7720, R7721, R7722		BKLT:ENG




SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
<b>LCD/KBD Backlight Driver</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	77 OF 121
		SHEET	56 OF 76

### 1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



### 1.8V S3 REGULATOR



### 1.5V S0 LDO





SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	78 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	57 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### 1.5V S0 Audio Switch

Loading specs per J41/43\_PowerBudget\_Riviera\_rev0.99e




### 3.3V SUS Switch



### 1.05V PCH HSIO Switch


### 3.3V S4 Switch

### 3.3V SSD Switch




HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)

### 3.3V S3 Switch






### 3.3V S0 Switch



### 5V S0 Switch

### 3.3V Sensor Switch



SYNC MASTER=J41\_MLB SYNC DATE=02/06/2013


**Power FETs**

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 121	SHEET	58 OF 76


S5 Enables




S5 Power Good




SSD Enable



Standby Enables




S3 Enables




Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKE_SRC_EN	PM_STS_EN	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_S5_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S1AC)	1	1	1	1	1	1	0
Sleep (S1)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S3AC)	1	1	0	0	0	0	0
Deep Sleep (S3)	0	1	0	0	0	0	0
Battery Off (S3BnAC)	toggle 3Hz	0	0	0	0	0	0
Battery Off (S3Bn)	1	0	0	0	0	0	0


S0 Rail PGOOD (BJT Version)




1.5V Codec Enable




S0 Enables




3.3V SUS Detect



CHGR VFRQ Generation




S0 Rail PGOOD Circuitry (ISL version used for development)



SUS Enables

SUS Enables



SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

Power Control

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 81 OF 121

SHEET: 59 OF 76

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

### LCD Connector

Internal DP Connector: 518S0829


CRITICAL  
J8300  
20525-130E-01  
P-RT-SM



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	83 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




www.laptop-schematics.com




ON MLB SIDE AS LIO CAN'T FIT CAPS

www.laptop-schematics.com





SYNC MASTER=CLEAN J43		SYNC DATE=11/13/2012	
Left I/O (LIO) Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	95 OF 121
		SHEET	61 OF 76







LCDBKLT Rail



TBT Rails (off when no cable)



CPU "VCORE" RAILS



Digital Ground

GND

VOLTAGE=0V  
MIN\_NECK\_WIDTH=0.075mm  
MIN\_LINE\_WIDTH=0.6mm

SYNC MASTER=J41 MLB SYNC DATE=01/30/2013

Power Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 100 OF 121

SHEET: 62 OF 76

LPDDR3 Command/Address

Memory Bit/Byte Swizzle

Command/Address	MAKE_BASE	MEM A	MEM B
=MEM A A<5>	TRUE	MEM A CAA<0>	
=MEM A A<9>	TRUE	MEM A CAA<1>	
=MEM A A<6>	TRUE	MEM A CAA<2>	
=MEM A A<8>	TRUE	MEM A CAA<3>	
=MEM A A<7>	TRUE	MEM A CAA<4>	
=MEM A BA<2>	TRUE	MEM A CAA<5>	
MEM A CAA<6>	TRUE	MEM A CAA<6>	
=MEM A A<11>	TRUE	MEM A CAA<7>	
=MEM A A<15>	TRUE	MEM A CAA<8>	
=MEM A A<14>	TRUE	MEM A CAA<9>	
=MEM A A<13>	TRUE	MEM A CAB<0>	
=MEM A CAS L	TRUE	MEM A CAB<1>	
=MEM A WE L	TRUE	MEM A CAB<2>	
=MEM A RAS L	TRUE	MEM A CAB<3>	
=MEM A BA<0>	TRUE	MEM A CAB<4>	
=MEM A A<2>	TRUE	MEM A CAB<5>	
MEM A CAB<6>	TRUE	MEM A CAB<6>	
=MEM A A<10>	TRUE	MEM A CAB<7>	
=MEM A A<1>	TRUE	MEM A CAB<8>	
=MEM A A<0>	TRUE	MEM A CAB<9>	
MEM A ODT<0>	TRUE	MEM A ODT<0>	
TP LPDDR3 RSVD1	TRUE	TP LPDDR3 RSVD1	
TP LPDDR3 RSVD2	TRUE	TP LPDDR3 RSVD2	
=MEM B A<5>	TRUE	MEM B CAA<0>	
=MEM B A<9>	TRUE	MEM B CAA<1>	
=MEM B A<6>	TRUE	MEM B CAA<2>	
=MEM B A<8>	TRUE	MEM B CAA<3>	
=MEM B A<7>	TRUE	MEM B CAA<4>	
=MEM B BA<2>	TRUE	MEM B CAA<5>	
MEM B CAA<6>	TRUE	MEM B CAA<6>	
=MEM B A<11>	TRUE	MEM B CAA<7>	
=MEM B A<15>	TRUE	MEM B CAA<8>	
=MEM B A<14>	TRUE	MEM B CAA<9>	
=MEM B A<13>	TRUE	MEM B CAB<0>	
=MEM B CAS L	TRUE	MEM B CAB<1>	
=MEM B WE L	TRUE	MEM B CAB<2>	
=MEM B RAS L	TRUE	MEM B CAB<3>	
=MEM B BA<0>	TRUE	MEM B CAB<4>	
=MEM B A<2>	TRUE	MEM B CAB<5>	
MEM B CAB<6>	TRUE	MEM B CAB<6>	
=MEM B A<10>	TRUE	MEM B CAB<7>	
=MEM B A<1>	TRUE	MEM B CAB<8>	
=MEM B A<0>	TRUE	MEM B CAB<9>	
MEM B ODT<0>	TRUE	MEM B ODT<0>	
TP LPDDR3 RSVD3	TRUE	TP LPDDR3 RSVD3	
TP LPDDR3 RSVD4	TRUE	TP LPDDR3 RSVD4	

Command/Address	MAKE_BASE	MEM A	MEM B
=MEM A DO<0>	TRUE	MEM A DO<9>	
=MEM A DO<1>	TRUE	MEM A DO<12>	
=MEM A DO<2>	TRUE	MEM A DO<10>	
=MEM A DO<3>	TRUE	MEM A DO<11>	
=MEM A DO<4>	TRUE	MEM A DO<8>	
=MEM A DO<5>	TRUE	MEM A DO<13>	
=MEM A DO<6>	TRUE	MEM A DO<14>	
=MEM A DO<7>	TRUE	MEM A DO<15>	
=MEM A DO<8>	TRUE	MEM A DO<0>	
=MEM A DO<9>	TRUE	MEM A DO<1>	
=MEM A DO<10>	TRUE	MEM A DO<2>	
=MEM A DO<11>	TRUE	MEM A DO<7>	
=MEM A DO<12>	TRUE	MEM A DO<4>	
=MEM A DO<13>	TRUE	MEM A DO<5>	
=MEM A DO<14>	TRUE	MEM A DO<3>	
=MEM A DO<15>	TRUE	MEM A DO<6>	
=MEM A DO<16>	TRUE	MEM A DO<29>	
=MEM A DO<17>	TRUE	MEM A DO<28>	
=MEM A DO<18>	TRUE	MEM A DO<27>	
=MEM A DO<19>	TRUE	MEM A DO<31>	
=MEM A DO<20>	TRUE	MEM A DO<24>	
=MEM A DO<21>	TRUE	MEM A DO<25>	
=MEM A DO<22>	TRUE	MEM A DO<26>	
=MEM A DO<23>	TRUE	MEM A DO<30>	
=MEM A DO<24>	TRUE	MEM A DO<18>	
=MEM A DO<25>	TRUE	MEM A DO<21>	
=MEM A DO<26>	TRUE	MEM A DO<16>	
=MEM A DO<27>	TRUE	MEM A DO<23>	
=MEM A DO<28>	TRUE	MEM A DO<20>	
=MEM A DO<29>	TRUE	MEM A DO<19>	
=MEM A DO<30>	TRUE	MEM A DO<22>	
=MEM A DO<31>	TRUE	MEM A DO<17>	
=MEM A DO<32>	TRUE	MEM A DO<41>	
=MEM A DO<33>	TRUE	MEM A DO<44>	
=MEM A DO<34>	TRUE	MEM A DO<46>	
=MEM A DO<35>	TRUE	MEM A DO<47>	
=MEM A DO<36>	TRUE	MEM A DO<40>	
=MEM A DO<37>	TRUE	MEM A DO<45>	
=MEM A DO<38>	TRUE	MEM A DO<42>	
=MEM A DO<39>	TRUE	MEM A DO<43>	
=MEM A DO<40>	TRUE	MEM A DO<36>	
=MEM A DO<41>	TRUE	MEM A DO<37>	
=MEM A DO<42>	TRUE	MEM A DO<34>	
=MEM A DO<43>	TRUE	MEM A DO<39>	
MEM A DO<32>	TRUE	MEM A DO<32>	
=MEM A DO<45>	TRUE	MEM A DO<33>	
=MEM A DO<46>	TRUE	MEM A DO<35>	
=MEM A DO<47>	TRUE	MEM A DO<38>	
=MEM A DO<48>	TRUE	MEM A DO<52>	
=MEM A DO<49>	TRUE	MEM A DO<51>	
=MEM A DO<50>	TRUE	MEM A DO<48>	
=MEM A DO<51>	TRUE	MEM A DO<49>	
=MEM A DO<52>	TRUE	MEM A DO<53>	
=MEM A DO<53>	TRUE	MEM A DO<50>	
=MEM A DO<54>	TRUE	MEM A DO<54>	
=MEM A DO<55>	TRUE	MEM A DO<55>	
=MEM A DO<56>	TRUE	MEM A DO<58>	
=MEM A DO<57>	TRUE	MEM A DO<62>	
=MEM A DO<58>	TRUE	MEM A DO<60>	
=MEM A DO<59>	TRUE	MEM A DO<61>	
=MEM A DO<60>	TRUE	MEM A DO<59>	
=MEM A DO<61>	TRUE	MEM A DO<63>	
=MEM A DO<62>	TRUE	MEM A DO<57>	
=MEM A DO<63>	TRUE	MEM A DO<56>	
=MEM A DOS P<0>	TRUE	MEM A DOS P<1>	
=MEM A DOS N<0>	TRUE	MEM A DOS N<1>	
=MEM A DOS P<1>	TRUE	MEM A DOS P<0>	
=MEM A DOS N<1>	TRUE	MEM A DOS N<0>	
=MEM A DOS P<2>	TRUE	MEM A DOS P<3>	
=MEM A DOS N<2>	TRUE	MEM A DOS N<3>	
=MEM A DOS P<3>	TRUE	MEM A DOS P<2>	
=MEM A DOS N<3>	TRUE	MEM A DOS N<2>	
=MEM A DOS P<4>	TRUE	MEM A DOS P<5>	
=MEM A DOS N<4>	TRUE	MEM A DOS N<5>	
=MEM A DOS P<5>	TRUE	MEM A DOS P<4>	
=MEM A DOS N<5>	TRUE	MEM A DOS N<4>	
MEM A DOS P<6>	TRUE	MEM A DOS P<6>	
MEM A DOS N<6>	TRUE	MEM A DOS N<6>	
=MEM A DOS P<7>	TRUE	MEM A DOS P<7>	
=MEM A DOS N<7>	TRUE	MEM A DOS N<7>	

Command/Address	MAKE_BASE	MEM B	MEM A
=MEM B DO<0>	TRUE	MEM B DO<12>	
=MEM B DO<1>	TRUE	MEM B DO<9>	
=MEM B DO<2>	TRUE	MEM B DO<10>	
=MEM B DO<3>	TRUE	MEM B DO<11>	
=MEM B DO<4>	TRUE	MEM B DO<13>	
=MEM B DO<5>	TRUE	MEM B DO<8>	
=MEM B DO<6>	TRUE	MEM B DO<14>	
=MEM B DO<7>	TRUE	MEM B DO<15>	
=MEM B DO<8>	TRUE	MEM B DO<0>	
=MEM B DO<9>	TRUE	MEM B DO<1>	
=MEM B DO<10>	TRUE	MEM B DO<2>	
=MEM B DO<11>	TRUE	MEM B DO<7>	
=MEM B DO<12>	TRUE	MEM B DO<4>	
=MEM B DO<13>	TRUE	MEM B DO<5>	
=MEM B DO<14>	TRUE	MEM B DO<6>	
=MEM B DO<15>	TRUE	MEM B DO<3>	
=MEM B DO<16>	TRUE	MEM B DO<28>	
=MEM B DO<17>	TRUE	MEM B DO<29>	
=MEM B DO<18>	TRUE	MEM B DO<30>	
=MEM B DO<19>	TRUE	MEM B DO<27>	
=MEM B DO<20>	TRUE	MEM B DO<24>	
=MEM B DO<21>	TRUE	MEM B DO<25>	
=MEM B DO<22>	TRUE	MEM B DO<31>	
=MEM B DO<23>	TRUE	MEM B DO<26>	
=MEM B DO<24>	TRUE	MEM B DO<20>	
=MEM B DO<25>	TRUE	MEM B DO<16>	
=MEM B DO<26>	TRUE	MEM B DO<23>	
=MEM B DO<27>	TRUE	MEM B DO<22>	
=MEM B DO<28>	TRUE	MEM B DO<21>	
=MEM B DO<29>	TRUE	MEM B DO<17>	
=MEM B DO<30>	TRUE	MEM B DO<18>	
=MEM B DO<31>	TRUE	MEM B DO<19>	
=MEM B DO<32>	TRUE	MEM B DO<44>	
=MEM B DO<33>	TRUE	MEM B DO<41>	
=MEM B DO<34>	TRUE	MEM B DO<42>	
=MEM B DO<35>	TRUE	MEM B DO<43>	
=MEM B DO<36>	TRUE	MEM B DO<45>	
=MEM B DO<37>	TRUE	MEM B DO<40>	
=MEM B DO<38>	TRUE	MEM B DO<46>	
=MEM B DO<39>	TRUE	MEM B DO<47>	
=MEM B DO<40>	TRUE	MEM B DO<32>	
MEM B DO<33>	TRUE	MEM B DO<33>	
=MEM B DO<42>	TRUE	MEM B DO<34>	
=MEM B DO<43>	TRUE	MEM B DO<39>	
=MEM B DO<44>	TRUE	MEM B DO<36>	
=MEM B DO<45>	TRUE	MEM B DO<37>	
=MEM B DO<46>	TRUE	MEM B DO<38>	
=MEM B DO<47>	TRUE	MEM B DO<35>	
=MEM B DO<48>	TRUE	MEM B DO<57>	
=MEM B DO<49>	TRUE	MEM B DO<56>	
=MEM B DO<50>	TRUE	MEM B DO<60>	
=MEM B DO<51>	TRUE	MEM B DO<59>	
=MEM B DO<52>	TRUE	MEM B DO<63>	
=MEM B DO<53>	TRUE	MEM B DO<62>	
=MEM B DO<54>	TRUE	MEM B DO<58>	
=MEM B DO<55>	TRUE	MEM B DO<61>	
=MEM B DO<56>	TRUE	MEM B DO<49>	
=MEM B DO<57>	TRUE	MEM B DO<51>	
=MEM B DO<58>	TRUE	MEM B DO<48>	
=MEM B DO<59>	TRUE	MEM B DO<53>	
=MEM B DO<60>	TRUE	MEM B DO<52>	
=MEM B DO<61>	TRUE	MEM B DO<55>	
=MEM B DO<62>	TRUE	MEM B DO<50>	
=MEM B DO<63>	TRUE	MEM B DO<54>	
=MEM B DOS P<0>	TRUE	MEM B DOS P<1>	
=MEM B DOS N<0>	TRUE	MEM B DOS N<1>	
=MEM B DOS P<1>	TRUE	MEM B DOS P<0>	
=MEM B DOS N<1>	TRUE	MEM B DOS N<0>	
=MEM B DOS P<2>	TRUE	MEM B DOS P<3>	
=MEM B DOS N<2>	TRUE	MEM B DOS N<3>	
=MEM B DOS P<3>	TRUE	MEM B DOS P<2>	
=MEM B DOS N<3>	TRUE	MEM B DOS N<2>	
=MEM B DOS P<4>	TRUE	MEM B DOS P<5>	
=MEM B DOS N<4>	TRUE	MEM B DOS N<5>	
=MEM B DOS P<5>	TRUE	MEM B DOS P<4>	
=MEM B DOS N<5>	TRUE	MEM B DOS N<4>	
MEM B DOS P<6>	TRUE	MEM B DOS P<6>	
MEM B DOS N<6>	TRUE	MEM B DOS N<6>	

SYNC MASTER=J41 MLB SYNC DATE=08/30/2012

Signal Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 102 OF 121

SHEET: 63 OF 76

Functional Test Points

NO\_TEST Nets

J3501: AirPort / BT Connector
FUNC\_TEST
TRUE PP3V3 WLAN (Need 6 TPs)
TRUE WIFI EVENT L
TRUE PCIE AP R2D N
TRUE PCIE AP R2D P
TRUE PCIE CLK100M AP N
TRUE PCIE CLK100M AP P
TRUE PCIE AP D2R P
TRUE PCIE AP D2R N
TRUE PCIE WAKE L
TRUE AP RESET CONN L
TRUE AP CLKREQ O L
TRUE USB BT CONN P
TRUE USB BT CONN N
TRUE PP3V3 S4
(Need to add 8 GND TPs)

J6000: Fan Connector
FUNC\_TEST
TRUE PP5V S0
TRUE FAN RT TACH
TRUE FAN RT PWM
(Need to add 1 GND TP)

Misc Voltages & Control Signals
FUNC\_TEST
TRUE PPBUS G3H
TRUE PPVIN S4SW TBTBST FET
TRUE PPBUS S5 HS COMPUTING ISNS
TRUE PPDGIN G3H
TRUE PP3V42 G3H
TRUE PPVRTC G3H
TRUE PP3V3 S5
TRUE PP3V3 SUS
TRUE PP3V3 S3
TRUE PP3V3 S0
TRUE PP3V3 S0SW SSD
TRUE PP1V5 S0
TRUE PP1V05 S0
TRUE PP15V TBT
TRUE PP3V3 TBTLC
TRUE PP1V05 TBTLC
TRUE PPVCC S0 CPU
TRUE PP1V05 TBTCLIO
TRUE PPBUS S5 HS OTHER ISNS
TRUE PPDGIN G3H ISOL
TRUE PP3V3 S4
(Need to add 27 GND TPs)

J4800: IPD Flex Connector
FUNC\_TEST
TRUE SMC L1D
TRUE TPAD SPI MISO R
TRUE USB TPAD P
TRUE USB TPAD N
TRUE TPAD SPI CLK R
TRUE TPAD WAKE L
TRUE TPAD SPI MOST R
TRUE PP3V3 S4 IPD
TRUE TPAD SPI CS R L
TRUE TPAD SPI IF EN CONN
TRUE TPAD SPI INT S4 WAKE L CONN
TRUE PP5V S4 IPD
TRUE TPAD USB IF EN CONN
TRUE SMBUS SMC 3 SDA
TRUE SMBUS SMC 3 SCL
TRUE SMC LSOC RST L
TRUE PP3V42 G3H
TRUE SMC ONOFF L
(Need to add 5 GND TPs)

J7000: DC-In Connector
FUNC\_TEST
TRUE PPDGIN G3H (Need 4 TPs)
TRUE PP5V S4RS3 (Need 3 TPs)
(Need to add 5 GND TPs)

J6404: Speaker Connector
FUNC\_TEST
TRUE SPKRAMP ROUT P
TRUE SPKRAMP ROUT N
(Need to add 3 GND TPs)

J6950: Battery Connector
FUNC\_TEST
TRUE PPVBAT G3H CONN (Need 4 TPs)
TRUE SMBUS SMC 5 G3 SCL
TRUE SMBUS SMC 5 G3 SDA
TRUE SYS DETECT L
(Need to add 4 GND TPs near J7050 and 1 for shield)

J8300: Internal DP Connector
FUNC\_TEST
TRUE PPHV S0SW LDCBKL T (Need 2 TPs)
TRUE LED RETURN 6
TRUE LED RETURN 5
TRUE LED RETURN 4
TRUE LED RETURN 3
TRUE LED RETURN 2
TRUE LED RETURN 1
TRUE DP INT HPD CONN
TRUE I2C TCON SDA R
TRUE I2C TCON SCL R
TRUE PP3V3 S0SW LCD UF (Need 2 TPs)
TRUE DP INT AUX CH C N
TRUE DP INT AUX CH C P
TRUE DP INT ML P<0>
TRUE DP INT ML N<0>
(Need to add 5 GND TPs)

J7715: KB BKLT Connector
FUNC\_TEST
TRUE KBDLED ANODE
TRUE KBDLED FB
(Need to add 2 GND TPs)

J1800: XDP Connector (Only a subset are needed for FCT HVM test fixture)
FUNC\_TEST
TRUE XDP CPU TCK
TRUE XDP PCH TCK
TRUE XDP CPU TDI
TRUE XDP CPU TDO
TRUE XDP CPUPCH TRST L
TRUE XDP CPU TMS
TRUE XDP PCH TMS
TRUE XDP PCH TDI
TRUE XDP PCH TDO
TRUE XDP CPU PREQ L
TRUE XDP CPU PRDY L
TRUE XDP CPU VCCST PWRGD
TRUE PM RSMRST L
TRUE XDP SYS PWROK
TRUE PM SYSRST L
TRUE CPU CFG<3>
TRUE PP1V05 S0
(Need to add 2 GND TPs)

J3700: SSD Connector
FUNC\_TEST
TRUE PP3V3 S0SW SSD FLT (Need 5 TPs)
TRUE PCIE SSD R2D N<3..0>
TRUE PCIE SSD R2D P<3..0>
TRUE PP3V3 S0
TRUE SSD RESET CONN L
TRUE SSD CLKREQ CONN L
TRUE SMC OOB1 R2D CONN L
TRUE SMC OOB1 D2R CONN L
TRUE SSD PCIE SEL L
TRUE SSD DEVS LP
TRUE SSD PWRFAIL WARN L
TRUE SSD PWR EN
TRUE PCIE SSD D2R N<3..0>
TRUE PCIE SSD D2R P<3..0>
TRUE PCIE CLK100M SSD N
TRUE PCIE CLK100M SSD P
(Need to add 6 GND TPs)

J4002: Camera Connector
FUNC\_TEST
TRUE MIPI CLK CONN N
TRUE MIPI CLK CONN P
TRUE CAM SENSOR WAKE L CONN
TRUE MIPI DATA CONN N
TRUE MIPI DATA CONN P
TRUE SMBUS SMC 1 S0 SDA
TRUE SMBUS SMC 1 S0 SCL
TRUE I2C CAM SCK
TRUE I2C CAM SDA
TRUE PP5V S3RS0 ALSCAM F (Need 1 TPD TPs)
(Need to add 1 GND TP)

J6100: LPC+SPI Connector
FUNC\_TEST
TRUE PP3V42 G3H
TRUE PP5V S0
TRUE LPC CLK24M LPCPLUS
TRUE LPC AD<3..0>
TRUE SPI ALT MOSI
TRUE XDP LPCPLUS GPIO
TRUE LPCPLUS RESET L
TRUE SMC TDO
TRUE TP SMC TRST L
TRUE TP SMC MD1
TRUE SMC TX L
TRUE SPI ALT MISO
TRUE LPC FRAME L
TRUE SPIROM USE MLB
TRUE PM CLKRUN L
TRUE SPI ALT CLK
TRUE SPI ALT CS L
TRUE LPC SERIRQ
TRUE LPC PWRDWN L
TRUE SMC TDI
TRUE SMC TCK
TRUE SMC RESET L
TRUE SMC ROMBOOT
TRUE SMC RX L
TRUE SMC TMS
(Need to add 6 GND TPs)

NO\_TEST MAKE\_BASE
TRUE TRUE NC PCIE CLK100M SDP
TRUE TRUE NC PCIE CLK100M SDN
TRUE TRUE NC PCIE CLK100M FWP
TRUE TRUE NC PCIE CLK100M FWN
TRUE TRUE NC PCIE FW D2RP
TRUE TRUE NC PCIE FW D2RN
TRUE TRUE NC PCIE FW R2D CP
TRUE TRUE NC PCIE FW R2D CN
TRUE TRUE NC USB IRP
TRUE TRUE NC USB IRN
TRUE TRUE NC USB CAMERAP
TRUE TRUE NC USB CAMERAN
TRUE TRUE NC USB SDP
TRUE TRUE NC USB SDN
TRUE TRUE NC INT ML C P<3..1>
TRUE TRUE NC INT ML CN<3..1>
TRUE TRUE NC HDA SDIN1
TRUE TRUE NC PCI PME L
TRUE TRUE NC CLINK CLK
TRUE TRUE NC CLINK DATA
TRUE TRUE NC CLINK RESET L
TRUE TRUE NC SMC SYS LED
TRUE TRUE NC IR RX OUT RC
TRUE TRUE NC USB SMC P
TRUE TRUE NC USB SMC N
TRUE TRUE NC SMC GFX OVERTEMP
TRUE TRUE NC SMC GFX THROTTLE L
TRUE TRUE NC SMC FAN 1 CTL
TRUE TRUE NC SMC FAN 1 TACH
TRUE TRUE NC SMC FAN 5 CTL
TRUE TRUE NC ENET ASF GPIO
TRUE TRUE NC SMC MPM5 LED PWR
TRUE TRUE NC SMC MPM5 LED CHG
TRUE TRUE NC SMC T25 EN L
TRUE TRUE NC SMC DP HPD L
TRUE TRUE NC SMBUS SMC 4 ASF SCL
TRUE TRUE NC SMBUS SMC 4 ASF SDA
TRUE TRUE NC BDV BKL PWM
TRUE TRUE NC TBT B R2D C P<1..0>
TRUE TRUE NC TBT B R2D CN<1..0>
TRUE TRUE NC TBT B D2R P<1..0>
TRUE TRUE NC TBT B D2RN<1..0>
TRUE TRUE NC TBT B LSTX
TRUE TRUE NC DP TBTBP ML CP<3..1:2>
TRUE TRUE NC DP TBTBP ML CN<3..1:2>
TRUE TRUE NC DP TBTBP AUXCH CP
TRUE TRUE NC DP TBTBP AUXCH CN
TRUE TRUE NC DP TBTSRC ML CP<3>
TRUE TRUE NC DP TBTSRC ML CN<3>
TRUE TRUE NC DP TBTSRC ML CP<2>
TRUE TRUE NC DP TBTSRC ML CN<2>
TRUE TRUE NC DP TBTSRC ML CP<1>
TRUE TRUE NC DP TBTSRC ML CN<1>
TRUE TRUE NC DP TBTSRC ML CP<0>
TRUE TRUE NC DP TBTSRC ML CN<0>
TRUE TRUE NC DP TBTSRC AUXCH CP
TRUE TRUE NC DP TBTSRC AUXCH CN

Unused nets with offpage
(Nets with offpages not used on this project)

HDD PWR EN
WOL EN
BT PWR RST L
HDMITBTMUX FLAG L
FW PWR EN
FW PME L
ENET MEDIA SENSE
LCD PSR EN
LCD IRO L
ODD PWR EN L
ENET LOW PWR
AUD IP PERIPHERAL DET
AUD I2C INT L
AUD IPHS SWITCH EN

Func Test / No Test
Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED
DRAWING NUMBER: <SCH\_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 104 OF 121
SHEET: 64 OF 76



### Functional Test Points

J9500: LIO Connector

FUNC_TEST			
TRUE	PP3V42_G3H	37 38 39 40 41 42 43 44 45 46 47 48 49 50	
TRUE	PP3V3_S0	59 60 61 62 63 64 65 66 67 68 69 70 71 72	
TRUE	PP1V5_S0SW_AUDIO	59 60 61 62 63 64 65 66 67 68 69 70 71 72	
TRUE	SYS_ONEWIRE	37 41	
TRUE	SMC_BC_ACOK	37 38 50 61	
TRUE	USB_PWR_EN	35 59 61	
TRUE	SMBUS_SMC_2_S3_SDA	37 40 61 73	
TRUE	SMBUS_SMC_2_S3_SCL	37 40 61 73	
TRUE	SPKRAMP_SHDN_L	47 61	
TRUE	FINSTACKSNS_ALERT_L	39 61	
TRUE	SPKRAMP_INR_N	47 61 74	
TRUE	SPKRAMP_INR_P	47 61 74	
TRUE	USB_EXTB_N	14 61 68	
TRUE	USB_EXTB_P	14 61 68	
TRUE	PP5V_S0_ALT_AUD_LDO_EN	61	
TRUE	SMC_LID	36 37 38 61 64	
TRUE	HDA_SDOUT	12 61 69	
TRUE	HDA_BIT_CLK	12 61 69	
TRUE	HDA_SDIN0	12 61 69	
TRUE	XDP_USB_EXTB_OC_L	14 16 61	
TRUE	HDA_RST_L	32 61 69	
TRUE	HDA_SYNC	12 61 69	
TRUE	USB3_EXTB_D2R_RC_P	61 65 68	
TRUE	USB3_EXTB_D2R_RC_N	61 65 68	
TRUE	USB3_EXTB_R2D_P	61 65 68	
TRUE	USB3_EXTB_R2D_N	61 65 68	
TRUE	AUD_PWR_EN	13 59 61	

(Need to add 5 GND TPs)

### SD Card Aliases

	MAKE_BASE	
68 65 34 14	TRUE	USB3_SD_D2R_P
68 65 34 14	TRUE	USB3_SD_D2R_N
68 65 34 14	TRUE	USB3_SD_R2D_C_P
68 65 34 14	TRUE	USB3_SD_R2D_C_N
65 39 37 34 15	PP3V3_S0SW_SD	PP3V3_S0SW_SD

(MAKE\_BASE=TRUE on page 45)

### Bead Probes

68 61 14	USB3_EXTB_D2R_N	✓	BEAD-PROBE	BPA511
68 61 14	USB3_EXTB_D2R_P	✓	BEAD-PROBE	BPA510
68 65 61	USB3_EXTB_D2R_RC_N	✓	BEAD-PROBE	BPA520
68 65 61	USB3_EXTB_D2R_RC_P	✓	BEAD-PROBE	BPA521
68 61 14	USB3_EXTB_R2D_C_N	✓	BEAD-PROBE	BPA513
68 61 14	USB3_EXTB_R2D_C_P	✓	BEAD-PROBE	BPA512
68 65 61	USB3_EXTB_R2D_N	✓	BEAD-PROBE	BPA523
68 65 61	USB3_EXTB_R2D_P	✓	BEAD-PROBE	BPA522

SYNC\_MASTER=J41\_MLB SYNC\_DATE=09/13/2012

Project FCT/NC/Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>		
BRANCH	<BRANCH>		
PAGE	105 OF 121		
SHEET	65 OF 76		



J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL. OF MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, MEM_TERM			MM	16.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL3, ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL3, ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=CONSTRAINTS SYNC DATE=10/24/2012

PCB Rule Definitions

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 110 OF 121 SHEET: 66 OF 76

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

Note: CPU\_8MIL and CPU\_ITP can be converted back to TABLE\_SPACING\_RULE once rdar://10308147 is resolved

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_8MIL	*	*	CPU_8MIL_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_8MIL_2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_ITP	*	*	CPU_ITP_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP_2ANY	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF
CPU_COMP	*	*	CPU_COMP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	*	=4x_DIELECTRIC	?
CPU_COMP_2OTHER	*	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIe Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF
CLK_PCIE	*	*	CLK_PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	*	=4x_DIELECTRIC	?
CLK_PCIE_2OTHER	*	=6x_DIELECTRIC	?

CPU PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHERTX
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHERRX
PCIE_CPU_TX	*_CPU_RX	*	PCIE_TX2RX
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX
PCIE_CPU_TX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*	*	PCIE_2OTHER
PCIE_CPU_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?
PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_2OTHERHS	*	=4x_DIELECTRIC	?
PCIE_2OTHER	*	=3x_DIELECTRIC	?

PCH PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*	*	PCIE_2OTHER
PCIE_PCH_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?
PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_2OTHERHS	*	=4x_DIELECTRIC	?
PCIE_2OTHER	*	=3x_DIELECTRIC	?

Note: DisplayPort tables are on Page 113

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
CPU_PECT	CPU_45S	CPU_COMP	CPU_PECT	6 38
PM_SYNC	CPU_45S	CPU_AGTL	PM_SYNC	
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM_MEM_PWRGD	
	CPU_45S	CPU_ITP	XDP_DBRESET L	6 16 17
	CPU_45S	CPU_ITP	XDP_CPU_PRDY L	6 16 64
	CPU_45S	CPU_ITP	XDP_CPU_PREQ L	6 16 64
	CPU_27P4S	CPU_COMP	EDP_COMP	
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>	6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>	6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>	6
CPU_CATER_L	CPU_45S	CPU_ITP	CPU_CFG<11..0>	6 16 64
CPU_CATER_L	CPU_45S	CPU_AGTL	CPU_CATER_L	6 37
CPU_CATER_L	CPU_45S	CPU_AGTL	CPU_VCCIO_SEL	
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU_PROCHOT_L	6 37 38 51
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU_PWRGD	6
PM_THERMTRIP_L	CPU_45S	CPU_BMIL	PM_THERMTRIP_L	15 38
DMI_CLK100M	CLK_BCTE_80D	CLK_BCTE	DMI_CLK100M CPU P	
DMI_CLK100M	CLK_BCTE_80D	CLK_BCTE	DMI_CLK100M CPU N	
DPLL_REF_CLK120M	CLK_BCTE_80D	CLK_BCTE	DPLL_REF_CLKP	
DPLL_REF_CLK120M	CLK_BCTE_80D	CLK_BCTE	DPLL_REF_CLKN	
ITPCPU_CLK100M	CLK_BCTE_80D	CLK_BCTE	ITPCPU_CLK100M P	
ITPCPU_CLK100M	CLK_BCTE_80D	CLK_BCTE	ITPCPU_CLK100M N	
ITPCPU_CLK100M	CLK_BCTE_80D	CLK_BCTE	ITPXDP_CLK100M P	
ITPCPU_CLK100M	CLK_BCTE_80D	CLK_BCTE	ITPXDP_CLK100M N	
ITPCPU_CLK100M	CLK_BCTE_80D	CLK_BCTE	XDP_CPU_CLK100M P	
ITPCPU_CLK100M	CLK_BCTE_80D	CLK_BCTE	XDP_CPU_CLK100M N	
XDP_TDI	CPU_45S	CPU_ITP	XDP_CPU_TDI	6 16 64
XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO	6 16 64
XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS	6 16 64
XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK	6 16 64
XDP_TRST_L	CPU_45S	CPU_ITP	XDP_CPUPCH_TRST L	6 13 16 64
XDP_BM_L	CPU_45S	CPU_ITP	XDP_BM_L<1..0>	6 16
	CPU_45S	CPU_ITP	XDP_BM_L<7..2>	6 16
	CPU_45S	CPU_ITP	XDP_OBSDATA B<3..0>	6 16
	CPU_45S	CPU_ITP	CPU_CFG<15..12>	6 16
(FSB_CPUREST_L)	CPU_45S	CPU_ITP	XDP_CPURST L	16
CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCSENSE P	6 51
CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCSENSE N	6 51
CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE P	
CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE N	
CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE P	
CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE N	
CPU_VDDO_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE P	
CPU_VDDO_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE N	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE P	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE N	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE P	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE N	
CPU_SVIDALERT_L	CPU_45S	CPU_COMP	CPU_VIDALERT L	6 51
CPU_SVIDSCLK	CPU_45S	CPU_COMP	CPU_VIDSCLK	6 51
CPU_SVIDSOUT	CPU_45S	CPU_COMP	CPU_VIDSOUT	6 51
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD R2D C P<3..0>	12 30
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD R2D C N<3..0>	12 30
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD R2D P<3..0>	30 64
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD R2D N<3..0>	30 64
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD D2R C P<3..0>	
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD D2R C N<3..0>	12 30 64
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD D2R P<3..0>	12 30 64
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD D2R N<3..0>	12 30 64
PCIE_CLK100M_SSD	CLK_BCTE_80D	CLK_BCTE	PCIE_CLK100M SSD P	12 30 64
PCIE_CLK100M_SSD	CLK_BCTE_80D	CLK_BCTE	PCIE_CLK100M SSD N	12 30 64
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK0 ML P<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK0 ML N<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK0 ML C P<3..0>	5 25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK0 ML C N<3..0>	5 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK0 AUXCH P	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK0 AUXCH N	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK0 AUXCH C P	13 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK0 AUXCH C N	13 25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK1 ML P<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK1 ML N<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK1 ML C P<3..0>	5 18 25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK1 ML C N<3..0>	5 18 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK1 AUXCH P	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK1 AUXCH N	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK1 AUXCH C P	13 18 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK1 AUXCH C N	13 18 25
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML P<3..0>	60 64
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML N<3..0>	60 64
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML C P<3..0>	6 60 64
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML C N<3..0>	6 60 64
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH C P	60 64
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH C N	60 64
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUXCH C P	5 60
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUXCH C N	5 60

PCIe SSD

DP

SYNC MASTER=CONSTRAINTS SYNC DATE=09/25/2012

**CPU Constraints**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 111 OF 121 SHEET: 67 OF 76



### LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905\_v1.5), Section 3.15

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905\_v1.5), Section 3.15

### SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

### XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

### DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?	DP_2DP	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?	DP_2OTHERHS	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?	DP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?	DP_AUX	TOP,BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

### System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_45S	LPC	LPC AD<3..0>	14 37 46 64
LPC_FRAME_L	LPC_45S	LPC	LPC FRAME L	14 37 46 64
LPC_CLK33M	LPC_45S	LPC	LPCPLUS RESET L	18 46 64
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC	17 37
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R	17 37
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS	17 46 64
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS_R	17 37
SMBUS_PCH_CLK	SMB_45S_R_50S	SMB	SMBUS PCH CLK	14 16 19 25 40 56
SMBUS_PCH_DATA	SMB_45S_R_50S	SMB	SMBUS PCH DATA	14 16 19 25 40 56
SMBUS_PCH_0_CLK	SMB_45S_R_50S	SMB	SML_PCH_0_CLK	14 40
SMBUS_PCH_0_DATA	SMB_45S_R_50S	SMB	SML_PCH_0_DATA	14 40
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	11 32 37 40 43 44 64
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	11 32 37 40 43 44 64
HDA_BIT_CLK	HDA_45S	HDA	HDA BIT CLK	12 61 65
HDA_BIT_CLK_R	HDA_45S	HDA	HDA BIT CLK R	12 61 65
HDA_SYNC	HDA_45S	HDA	HDA SYNC	12 61 65
HDA_SYNC_R	HDA_45S	HDA	HDA SYNC R	12 61 65
HDA_RST_L	HDA_45S	HDA	HDA_RST_L	12 61 65
HDA_RST_L	HDA_45S	HDA	HDA_RST_L	12 61 65
HDA_SDINO	HDA_45S	HDA	HDA_SDINO	12 61 65
HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT	12 61 65
HDA_SDOUT_R	HDA_45S	HDA	HDA_SDOUT R	12 61 65
PM_CLK32K_SUSCLK_R	CLK_SLOW_45S	CLK_SLOW	PM_CLK32K_SUSCLK_R	13 38
SMC_CLK32K	CLK_SLOW_45S	CLK_SLOW	SMC_CLK32K	37 38
SPI_CLK_R	SPI_45S	SPI	SPI_CLK_R	14 46
SPI_CLK	SPI_45S	SPI	SPI_CLK	46
SPI_MOST_R	SPI_45S	SPI	SPI_MOST_R	14 46
SPI_MOST	SPI_45S	SPI	SPI_MOST	46
SPI_MISO_R	SPI_45S	SPI	SPI_MISO_R	14 46
SPI_MISO	SPI_45S	SPI	SPI_MISO	46
SPI_MISO_R	SPI_45S	SPI	SPI_MISO_R	46
SPI_CS0_R_L	SPI_45S	SPI	SPI_CS0_R_L	14 46
SPI_CS0_L	SPI_45S	SPI	SPI_CS0_L	46
SPI_SMC_CLK	SPI_45S	SPI	SPI_SMC_CLK	37 46
SPI_SMC_MOST	SPI_45S	SPI	SPI_SMC_MOST	37 46
SPI_SMC_MISO	SPI_45S	SPI	SPI_SMC_MISO	37 46
SPI_SMC_CS_L	SPI_45S	SPI	SPI_SMC_CS_L	37 46
SPI_MLB_CLK	SPI_45S	SPI	SPI_MLB_CLK	46
SPI_MLB_MOST	SPI_45S	SPI	SPI_MLB_MOST	46
SPI_MLB_MISO	SPI_45S	SPI	SPI_MLB_MISO	46
SPI_MLB_CS_L	SPI_45S	SPI	SPI_MLB_CS_L	46
PCIE_AP_R2D_P	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D P	29 64
PCIE_AP_R2D_N	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D N	29 64
PCIE_AP_R2D_C_P	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D C P	14 29
PCIE_AP_R2D_C_N	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D C N	14 29
PCIE_AP_D2R_P	PCIE_80D	PCIE_PCH_RX	PCIE AP D2R P	14 29 64
PCIE_AP_D2R_N	PCIE_80D	PCIE_PCH_RX	PCIE AP D2R N	14 29 64
PCIE_CLK100M_AP_P	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M AP P	12 29 64
PCIE_CLK100M_AP_N	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M AP N	12 29 64
PCIE_TBT_R2D_P<3..0>	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D P<3..0>	25
PCIE_TBT_R2D_N<3..0>	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D N<3..0>	25
PCIE_TBT_R2D_C_P<3..0>	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D C P<3..0>	14 25
PCIE_TBT_R2D_C_N<3..0>	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D C N<3..0>	14 25
PCIE_TBT_D2R_P<3..0>	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R P<3..0>	14 25
PCIE_TBT_D2R_N<3..0>	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R N<3..0>	14 25
PCIE_TBT_D2R_C_P<3..0>	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R C P<3..0>	25
PCIE_TBT_D2R_C_N<3..0>	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R C N<3..0>	25
PCIE_CLK100M_TBT_P	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M TBT P	12 25
PCIE_CLK100M_TBT_N	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M TBT N	12 25
PEG_CLK100M_P	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_P	
PEG_CLK100M_N	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_N	
XDP_PCH_TDI	PCH_45S	PCH_ITP	XDP_PCH_TDI	12 16 64
XDP_PCH_TDO	PCH_45S	PCH_ITP	XDP_PCH_TDO	12 16 64
XDP_PCH_TMS	PCH_45S	PCH_ITP	XDP_PCH_TMS	12 16 64
XDP_PCH_TCK	PCH_45S	PCH_ITP	XDP_PCH_TCK	12 16 64
PCIE_CAMERA_R2D_P	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D P	31 32
PCIE_CAMERA_R2D_N	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D N	31 32
PCIE_CAMERA_R2D_C_P	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D C P	14 32
PCIE_CAMERA_R2D_C_N	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D C N	14 32
PCIE_CAMERA_D2R_P	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R P	14 32
PCIE_CAMERA_D2R_N	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R N	14 32
PCIE_CAMERA_D2R_C_P	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R C P	31 32
PCIE_CAMERA_D2R_C_N	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R C N	31 32
PCIE_CLK100M_CAMERA_P	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_P	12 32
PCIE_CLK100M_CAMERA_N	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_N	12 32
PCIE_CLK100M_CAMERA_C_P	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_P	31 32
PCIE_CLK100M_CAMERA_C_N	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_N	31 32

### Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC1	
SYSCLK_CLK25M_CAMERA	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 32
CLK25M_CAM_CLKP	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	31 32
CLK25M_CAM_XTALP_R	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	32
CLK25M_CAM_XTALP_L	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_L	32
CLK25M_CAM_XTALN	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	32
CLK25M_CAM_CLKN	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	31 32
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 25
SYSCLK_CLK25M_TBT_R	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	25
SYSCLK_CLK25M_XTAL	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_XTAL	17
SYSCLK_CLK25M_X2	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17
SYSCLK_CLK25M_X2_R	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R	17
SDCLK_CLK25M_X2	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2	14
SDCLK_CLK25M_X2_R	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2_R	14 75
SDSCLK_CLK25M_X1	CLK_25M_45S	CLK_25M	SDSCLK_CLK25M_X1	34

SYNC MASTER=J41\_MLB SYNC DATE=12/14/2012

PCH Constraints 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH\_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 113 OF 121

SHEET 69 OF 76



### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER
MEM_A_DATA_2	*	*	MEM_2OTHER
MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER
MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER
MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER
MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM

### Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0>
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0>
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1>
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1>
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A CS L<1..0>
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A ODT<0>
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0>
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2>
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAB<9..0>
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0>
MEM_A_DQ_BYTE0	MEM_40S	MEM_A_DATA_0	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_A_DATA_1	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_40S	MEM_A_DATA_2	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_40S	MEM_A_DATA_3	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_40S	MEM_A_DATA_4	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_40S	MEM_A_DATA_5	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_40S	MEM_A_DATA_6	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_40S	MEM_A_DATA_7	MEM A DQ<63..56>
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0>
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0>
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1>
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1>
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2>
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2>
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3>
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3>
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4>
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4>
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5>
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5>
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6>
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6>
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7>
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7>
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK P<0>
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK N<0>
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK P<1>
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK N<1>
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B CS L<1..0>
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B ODT<0>
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM B CKE<1..0>
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM B CKE<3..2>
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM B CAB<9..0>
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM B CAB<9..0>
MEM_B_DQ_BYTE0	MEM_40S	MEM_B_DATA_0	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_B_DATA_1	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_40S	MEM_B_DATA_2	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_40S	MEM_B_DATA_3	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_40S	MEM_B_DATA_4	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_40S	MEM_B_DATA_5	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_40S	MEM_B_DATA_6	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_40S	MEM_B_DATA_7	MEM B DQ<63..56>
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS P<0>
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS N<0>
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS P<1>
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS N<1>
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS P<2>
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS N<2>
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS P<3>
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS N<3>
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS P<4>
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS N<4>
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS P<5>
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS N<5>
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS P<6>
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS N<6>
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS P<7>
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS N<7>
MEM_PWR			PP1V2 S3
MEM_PWR			PP0V6 S3 MEM VREFCA A
MEM_PWR			PP0V6 S3 MEM VREFDO A
MEM_PWR			PP0V6 S3 MEM VREFCA B
MEM_PWR			PP0V6 S3 MEM VREFDO B

SYNC MASTER=CONSTRAINTS SYNC DATE=09/25/2012

Apple Inc.

Memory Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 114 OF 121

SHEET: 70 OF 76



## DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

### Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

### Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?

## Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C P<1..0>	25 28
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C N<1..0>	25 28
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D P<1..0>	28
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D N<1..0>	28
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>	25 28
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C N<1>	25 28
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C P<3>	25 28
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>	25 28
	DP_80D	DP_TX	DP TBTPA ML P<3..1:2>	28
	DP_80D	DP_TX	DP TBTPA ML N<3..1:2>	28
	DP_80D	DP_TX	DP A LSX ML P<1>	28
	DP_80D	DP_TX	DP A LSX ML N<1>	28
	TBTDR_80D	TBTDR_RX	TBT A D2R C P<1..0>	28
	TBTDR_80D	TBTDR_RX	TBT A D2R C N<1..0>	28
	TBTDR_80D	TBTDR_RX	TBT A D2R P<1>	25 28
	TBTDR_80D	TBTDR_RX	TBT A D2R N<1>	25 28
	TBTDR_80D	TBTDR_RX	TBT A D2R P<0>	25 28
	TBTDR_80D	TBTDR_RX	TBT A D2R N<0>	25 28
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P	25 28
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N	25 28
	DP_80D	DP_AUX	DP TBTPA AUXCH P	28
	DP_80D	DP_AUX	DP TBTPA AUXCH N	28
	DP_80D	DP_AUX	DP A AUXCH DDC P	28
	DP_80D	DP_AUX	DP A AUXCH DDC N	28
	TBTDR_80D	TBTDR_RX	TBT A D2R1 AUXDDC P	28
	TBTDR_80D	TBTDR_RX	TBT A D2R1 AUXDDC N	28
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C P<1..0>	64
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C N<1..0>	64
	TBTDE_80D	TBTDR_TX	TBT B R2D P<1..0>	64
	TBTDE_80D	TBTDR_TX	TBT B R2D N<1..0>	64
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CP<3..1:2>	64
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CN<3..1:2>	64
	DP_80D	DP_TX	DP TBTPB ML P<3..1:2>	64
	DP_80D	DP_TX	DP TBTPB ML N<3..1:2>	64
	DP_80D	DP_TX	DP B LSX ML P<1>	64
	DP_80D	DP_TX	DP B LSX ML N<1>	64
	TBTDR_80D	TBTDR_RX	TBT B D2R C P<1..0>	64
	TBTDR_80D	TBTDR_RX	TBT B D2R C N<1..0>	64
	TBTDR_80D	TBTDR_RX	TBT B D2R P<1..0>	64
	TBTDR_80D	TBTDR_RX	TBT B D2R N<1..0>	64
TBT_B_AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CP	25 64
TBT_B_AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CN	25 64
	DP_80D	DP_AUX	DP TBTPB AUXCH P	64
	DP_80D	DP_AUX	DP TBTPB AUXCH N	64
	DP_80D	DP_AUX	DP B AUXCH DDC P	64
	DP_80D	DP_AUX	DP B AUXCH DDC N	64
	TBTDR_80D	TBTDR_RX	TBT B D2R1 AUXDDC P	64
	TBTDR_80D	TBTDR_RX	TBT B D2R1 AUXDDC N	64

Only used on dual-port hosts.

## Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
	DP_80D	DP_TX	DP TBTSRC ML C P<3..0>	25
	DP_80D	DP_TX	DP TBTSRC ML C N<3..0>	25
	DP_80D	DP_AUX	DP TBTSRC AUXCH C P	25
	DP_80D	DP_AUX	DP TBTSRC AUXCH C N	25
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK	25
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI	25
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO	25
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L	25

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
<b>Thunderbolt Constraints</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	115 OF 121
		SHEET	71 OF 76

### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

### Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK N
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CKE
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CS L
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM RAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM WE L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM CAM A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN N
S2_MEM_PWR	S2_MEM_PWR		P1V35 CAM
S2_MEM_PWR	S2_MEM_PWR		P0V675 CAM VREF
S2_MEM_PWR	S2_MEM_PWR		P0V675 MEM CAM VREFCA
S2_MEM_PWR	S2_MEM_PWR		P0V675 MEM CAM VREFDO

www.laptop-schematics.com

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2T01_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SCL	37 40 60
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SDA	37 40 60
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	14 32 37 40 43 44 64 69
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	14 32 37 40 43 44 64 69
SMBUS_SMC_2_S3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SCL	37 40 61 65
SMBUS_SMC_2_S3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SDA	37 40 61 65
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SCL	36 37 40 44 64
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SDA	36 37 40 44 64
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL	37 40 48 50 64
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA	37 40 48 50 64

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSI_P	50
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSI_N	50
	2T01_DIFFPAIR		CHGR_CSI_R_P	50
	2T01_DIFFPAIR		CHGR_CSI_R_N	50
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSO_P	50
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSO_N	50
	2T01_DIFFPAIR		CHGR_CSO_R_P	43 50
	2T01_DIFFPAIR		CHGR_CSO_R_N	43 50

SYNC\_MASTER=CONSTRAINTS SYNC\_DATE=09/25/2012

SMC Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 117 OF 121  
 SHEET: 73 OF 76

J11/J13 Specific Net Properties

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	=1T01_DIFFPAIR	0.200 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	=1T01_DIFFPAIR	0.300 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 N 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R N 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 N 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS N 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT THMSNS D3 P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT THMSNS D3 N 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS D2 P 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS D2 N 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THMSNS D2 P 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THMSNS D2 N 44
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS N 44
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS P 44
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 P 42 52
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 N 42 52
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS2 P 42 52
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS2 N 42 52
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 P R 42 43
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 N R 42 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISUM R P 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISUM R N 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS CPUDDR P 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS CPUDDR N 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3S5 N 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3S5 P 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3 S0 P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3 S0 N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS CAMERA P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS CAMERA N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3 S0 N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3 S0 P 41
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS 1V05 S0 P 42 55
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS 1V05 S0 N 42 55
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS BMON GAIN P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS BMON GAIN N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING N 41 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING P 41 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V2 S3 N 41 53
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V2 S3 P 41 53
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS PANEL N 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS PANEL P 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS GAIN N 43 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS GAIN P 43 44
AUD DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR P 47 61 65
AUD DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR N 47 61 65
	1T01_DIFFPAIR	AUDIO	MAX98300 R P 47
	1T01_DIFFPAIR	AUDIO	MAX98300 R N 47
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT P 47 64
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT N 47 64
	SB_POWER		PP3V3 S5 47 51 52 53 54 55 56 57 58 59 60 62 64 65 66 68 69 70 71 72 73 74 75 76 77 78
	SB_POWER		PP3V3 S0 47 51 52 53 54 55 56 57 58 59 60 62 64 65 66 68 69 70 71 72 73 74 75 76 77 78
	GND		GND
	GND		GND

www.laptop-sch...  
www.laptop-sch...  
www.laptop-sch...

SYNC MASTER=J41 MLB SYNC DATE=12/07/2012

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 118 OF 121  
SHEET: 74 OF 76

www.laptop-schematics.com

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE		

SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
SD_45SE	SD_45SE		SDCONN_DATA<0..3>	33 34
SD_45SE	SD_45SE		SDCONN_CLK	33 34
SD_45SE	SD_45SE		SDCONN_WP	33 34
SD_45SE	SD_45SE		SDCONN_CMD	33 34
SD_45SE	SD_45SE		SDCONN_DETECT_L	33 34
SD_45SE	SD_45SE	SPT	SD_SPI_CLK	34
SD_45SE	SD_45SE	SPT	SD_SPI_CS_L	34
SD_45SE	SD_45SE	SPT	SD_SPI_MOSI	34
SD_45SE	SD_45SE	SPT	SD_SPI_MISO	34
CLK_25M_45S			SDCLK_CLK_25M_X1	34
CLK_25M_45S			SDCLK_CLK25M_X2_R	34 69

www.laptop-schematics.com

SYNC_MASTER=CONSTRAINTS		SYNC_DATE=09/25/2012	
Project Specific Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	119 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	75 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

EMPTY

SYNC MASTER=J41 MLB		SYNC DATE=07/03/2012	
PAGE TITLE			
Reference			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
	PAGE	PAGE	
	121 OF 121	121 OF 121	
	SHEET	SHEET	
	76 OF 76	76 OF 76	

8

7

6

5

4

3

2

1