

J41 MLB SCHEMATIC 6.6.0

DVT

4/09/13

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	Contents	Sync	Date
1	1 Table of Contents	MASTER	MASTER
2	2 BOM Configuration	J43_MLB	01/17/2013
3	3 BOM Variants	MASTER	MASTER
4	4 PD Parts	MASTER	MASTER
5	5 CPU GFX/NCTF/RSVD	WILL_J43	09/13/2012
6	6 CPU Misc/JTAG/CFG/RSVD	WILL_J43	09/13/2012
7	7 CPU DDR3/LPDDR3 Interfaces	WILL_J43	09/13/2012
8	8 CPU/PCH POWER	J43_MLB	10/02/2012
9	9 CPU/PCH GROUNDS	J43_MLB	10/02/2012
10	10 CPU Decoupling	LABEL_J41	01/11/2013
11	12 PCH Decoupling	WILL_J43	09/13/2012
12	13 PCH Audio/JTAG/SATA/CLK	WILL_J43	12/17/2012
13	14 PCH PM/PCI/GFX	J43_MLB	02/20/2013
14	15 PCH PCIe/USB/LPC/SPI/SMBus	WILL_J43	09/13/2012
15	16 PCH GPIO/MISC/LPIO	WILL_J43	01/14/2013
16	18 CPU/PCH Merged XDP	WILL_J43	12/17/2012
17	19 Chipset Support	J43_MLB1	01/09/2013
18	20 Project Chipset Support	J43_MLB	01/17/2013
19	22 DDR3 VREF MARGINING	WILL_J43	02/04/2013
20	23 LPDDR3 DRAM Channel A (0-31)	MASTER	MASTER
21	24 LPDDR3 DRAM Channel A (32-63)	MASTER	MASTER
22	25 LPDDR3 DRAM Channel B (0-31)	MASTER	MASTER
23	26 LPDDR3 DRAM Channel B (32-63)	MASTER	MASTER
24	27 LPDDR3 DRAM Termination	J43_MLB	09/21/2012
25	28 Thunderbolt Host (1 of 2)	WILL_J43	01/29/2013
26	29 Thunderbolt Host (2 of 2)	J15_MLB	07/16/2012
27	30 TBT Power Support	WILL_J43	12/17/2012
28	32 Thunderbolt Connector A	J43_MLB	09/04/2012
29	35 Wireless Connector	J43_MLB	10/02/2012
30	37 SSD Connector	J43_MLB	02/20/2013
31	39 Camera 1 of 2	J43_MLB1	01/09/2013
32	40 Camera 2 of 2	J43_MLB	09/14/2012
33	46 External A USB3 Connector	J43_MLB	02/20/2013
34	48 IPD Connector	J43_MLB	01/17/2013
35	50 SMC	WILL_J43	12/17/2012


Page	Contents	Sync	Date
36	51 SMC Shared Support	WILL_J43	12/17/2012
37	52 SMC Project Support	J43_MLB	02/20/2013
38	53 SMBus Connections	J43_MLB	09/28/2012
39	54 High Side Current Sensing	SID_J41	02/26/2013
40	55 Voltage & Load Side Current Sensing	SID_J41	02/26/2013
41	56 Debug Sensors 1	SID_J41	02/26/2013
42	58 Thermal Sensors	J43_MLB	02/20/2013
43	60 Fan	J43_MLB	09/13/2012
44	61 LPC+SPI Debug Connector	K21_MLB	12/13/2010
45	64 Audio: Speaker Amp	J43_MLB	09/04/2012
46	69 Battery Connector & Hall Effect	MASTER	MASTER
47	70 DC-In & G3H Supply	J43_MLB	09/13/2012
48	71 PBus Supply & Battery Charger	J43_MLB	09/14/2012
49	72 CPU VR12.6 VCC Regulator IC	J43_MLB	10/09/2012
50	73 CPU VR12.5 VCC Power Stage	J43_MLB	09/21/2012
51	74 LPDDR3 Supply	J43_MLB	09/17/2012
52	75 5V S4RS3 / 3.3V S5 Power Supply	J43_MLB	10/02/2012
53	76 1.05V S0 Power Supply	J43_MLB	09/10/2012
54	77 LCD/KBD Backlight Driver	J43_MLB	09/13/2012
55	78 Misc Power Supplies	J43_MLB	10/04/2012
56	80 Power FETs	J43_MLB	10/04/2012
57	81 Power Control	J43_MLB	09/16/2012
58	83 Internal DisplayPort Connector	J43_MLB	09/11/2012
59	95 LIO Connector	CLEAN_J41	11/13/2012
60	100 Power Aliases	WILL_J43	12/17/2012
61	102 Signal Aliases	MASTER	MASTER
62	104 Func Test / No Test	WILL_J43	12/17/2012
63	105 Project FCT/NC/Aliases	MASTER	MASTER
64	110 PCB Rule Definitions	J43_MLB	10/24/2012
65	111 CPU Constraints	J43_MLB	09/21/2012
66	112 PCH Constraints 1	CLEAN_J41	11/13/2012
67	113 PCH Constraints 2	J43_MLB	09/14/2012
68	114 Memory Constraints	CHINMAY_J41	09/07/2012
69	115 Thunderbolt Constraints	CHINMAY_J41	09/07/2012
70	116 Camera Constraints	CHINMAY_J41	09/07/2012
71	117 SMC Constraints	CHINMAY_J41	09/13/2012
72	118 Project Specific Constraints	J43_MLB	09/13/2012
73	120 Reference	MASTER	MASTER

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9795	1	SCHEM,MLB,J41	SCH	CRITICAL	
820-3435	1	PCBF,MLB,J41	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE		<PART_DESCRIPTION>	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	1 OF 120
		SHEET	1 OF 73
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE, COMMON, MLB_MISC, MLB_DEBUG: ENG, MLB_PROGPARTS
MLB_MISC	PP5V5_DCIN:NO, TBTHV:P15V, EDP, CAM_XTAL:NO, CAM_WAKE:NO, APCLKRQ:ISOL, TPAD_INTWAKE:SHARED, USB_PWR:S3, SD_ON_MLB, VCORE_FETS
MLB_DEVEL: ENG	ALTERNATE, BKLT: ENG, XDP_CONN, DDRVREF_DAC, S0PGOOD_ISL, DBGLED, ISNS: ENG
MLB_DEVEL: PVT	XDP_CONN
MLB_DEBUG: ENG	DEVEL_BOM, XDP, LPCPLUS
MLB_DEBUG: PVT	DEVEL_BOM, BKLT: PROD, XDP, LPCPLUS, ISNS: PROD
MLB_DEBUG: PROD	BKLT: PROD, LPCPLUS, XDP, ISNS: PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS: ENG	CPU_ML_SNS:YES, CPUV_M_SNS:YES, DRAM_SNS:YES, P1V05_SNS:NO, AIRPORT_SNS:YES, SSD_SNS:YES, LCOBELT_SNS:YES, P3V15_SNS:YES, P3V30_SNS:NO, OTHER_ML_SNS:NO, CAM_SNS:NO, CPUVDR_SNS:NO, PANEL_SNS:NO
ISNS: PROD	CPU_ML_SNS:NO, CPUV_M_SNS:NO, DRAM_SNS:NO, P1V05_SNS:NO, AIRPORT_SNS:NO, SSD_SNS:NO, LCOBELT_SNS:NO, P3V15_SNS:NO, P3V30_SNS:NO, OTHER_ML_SNS:NO, CAM_SNS:NO, CPUVDR_SNS:NO, PANEL_SNS:NO

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_4GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:ELPIDA_4GB
DDR3:ELPIDA_8GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:ELPIDA_8GB
DDR3:MICRON_4GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:MICRON_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0865	1	EEPROM, 256KBIT, SPI, 5MHZ, 1.8V, 2X3QFN	U2890	CRITICAL	TBTROM:BLANK
341S3802	1	IC, EEPROM, C/S (V23.4) EVT, J41/J41	U2890	CRITICAL	TBTROM:PROG
338S1159	1	IC, BMC12-A3, 40MHZ/50MHZ MCU, 9X9, 157BGA	U5000	CRITICAL	SMC:BLANK
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8X6X0.8	U6100	CRITICAL	BOOTROM_MAC:BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8X6X0.8	U6100	CRITICAL	BOOTROM_NUM:BLANK
341S3809	1	IC, EFI ROM (V0071) DVT, J41/J43	U6100	CRITICAL	BOOTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4525	1	HSW, SR16M, PRQ, CO, 1.3, 15W, 2+3, 1.0, 3M, BGA	U0500	CRITICAL	CPU:1.3GHZ
337S4526	1	HSW, SR16L, PRQ, CO, 1.4, 15W, 2+3, 1.1, 3M, BGA	U0500	CRITICAL	CPU:1.4GHZ
337S4528	1	HSW, SR16H, PRQ, CO, 1.7, 15W, 2+3, 1.1, 4M, BGA	U0500	CRITICAL	CPU:1.7GHZ
338S1113	1	IC, TWT, CR-4C, B1, PRQ, C10, 288, 12X12 FC-CSP	U2800	CRITICAL	
338S1186	1	IC, BCM15700A2, S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
607-6811	1	ASSEMBLY, SUBASSY, PCBA, HALL EFFECT, K99	J6955	CRITICAL	J41_MLB
946-3892	1	J11/J13 MLB DYNAMX ADHESIVE 29993-SC 0.4G	GLUE	CRITICAL	
825-7670	1	LABEL, TEXT, MLB, K21/K78	LABEL		
376S0964	2	MOSFET, N-CH, 25V, 30A, 9.6M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET:REN
376S1104	2	MOSFET, N-CH, 25V, 30A, 6.1M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET:REN
376S1173	2	MOSFET, N-CH, 30V, 15.3A, 12M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET:VSHY
376S1174	2	MOSFET, N-CH, 30V, 22A, 6.0M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET:VSHY
900-0090	1		SOLDERPASTE	CRITICAL	

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC, SDRAM, 8GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0681	4	IC, SDRAM, 16GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0676	4	IC, SDRAM, 8GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0680	4	IC, SDRAM, 16GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0678	4	IC, SDRAM, 8GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0666	4	IC, SDRAM, 16GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0679	4	IC, SDRAM, 8GB, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:MICRON_4GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Toshiba alt for Diodes dual
376S1129	376S0855		ALL	NEC alt for Diodes dual
376S1089	376S1128		ALL	NEC alt for Diodes single
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
152S0586	152S1301		ALL	Dale/Vishay alt to Cytac
372S0186	372S0185		ALL	NEC alt to Diodes
197S0479	197S0478		ALL	200W Epsom alt to NEC
376S1053	376S0604		ALL	Diodes alt to Fairchild
371S0713	371S0558		ALL	Diodes alt to ST Micro
128S0371	128S0376		ALL	Kemet alt to Sanyo
128S0394	128S0415		ALL	NEC alt to Sanyo
152S1821	152S1757		ALL	Cytac alt to NEC
197S0480	197S0343		ALL	NEC crystal alt to TSC
197S0481	197S0343		ALL	Epsom crystal alt to TSC
107S0254	107S0241		ALL	Cytac sense R alt to TFF
353S3452	353S1286		ALL	Maxim alt to Microchip
128S0386	128S0284		ALL	Kemet alt to Sanyo
128S0397	128S0325		ALL	Kemet alt to Sanyo
377S0155	377S0104		ALL	Onsemi alt to Infineon
128S0398	128S0220		ALL	Kemet alt to Sanyo
197S0542	197S0544		ALL	NEC alt to TSC
197S0545	197S0544		ALL	Epsom alt to TSC
138S0681	138S0638		ALL	Taiyo alt to Samsung
138S0841	138S0638		ALL	Murata alt to Samsung
376S1180	376S0761		ALL	Beneas alt to Vishay
152S1876	152S1804		ALL	TK alt to Toko
107S0255	107S0240		ALL	Cytac alt to TFF
107S0250	107S0248		ALL	Cytac alt to TFF

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1

SYNC MASTER=J43_MLB SYNC DATE=01/17/2013

PAGE TITLE

BOM Configuration

Apple Inc. DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

NOTICE OF PROPRIETARY PROPERTY: BRANCH <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE PAGE 2 OF 120

II NOT TO REPRODUCE OR COPY IT PAGE 2 OF 73

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-4118	PCBA,MLB,BEST,HY 4GB,J41:	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_4GB
639-4274	PCBA,MLB,BEST,HY 8GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_8GB
639-4275	PCBA,MLB,BEST,EL 4GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_4GB
639-4276	PCBA,MLB,BEST,EL 8GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_8GB
639-4702	PCBA,MLB,BEST,MI 4GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:MICRON_4GB
639-4434	PCBA,MLB,BETTER,HY 4GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4435	PCBA,MLB,BETTER,HY 8GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4436	PCBA,MLB,BETTER,EL 4GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4437	PCBA,MLB,BETTER,EL 8GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4703	PCBA,MLB,BETTER,MI 4GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
685-0024	CMN PTS,PCBA,MLB,J41	MLB_COMMON,J41_MLB
985-0017	J41 MLB DEVELOPMENT BOM	MLB_DEVEL:ENG
685-0062	VCORE FET,REN,J41	VCORE_FET:REN
685-0063	VCORE FET,VSHY,J41	VCORE_FET:VSHY

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0062	685-0063		ALL	Reneas alt to Vishay

333S0704	333S0700		ALL	Elpida CM DRAM alt to Hynix
----------	----------	--	-----	-----------------------------

BOM Groups


BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3757	1	IC,SMC-A3 SCPL,EXT,V22.12A18,PROTO 1,J41	U5000	CRITICAL	SMC:PROG

Sub-BOMs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
985-0017	1	J41 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
685-0024	1	CMN PTS,PCBA,MLB,J41	CMNPTS	CRITICAL	MLB_CMNPTS
685-0063	1	VCORE FET,VSHY,J41	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=MASTER		SYNC DATE=MASTER	
BOM Variants			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	3 OF 120
		SHEET	3 OF 73


PD Module Parts

806-5107	1	CAN, TOPSIDE, ALT, J41/J43	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN, TOPSIDE, COVER, ALT, J41/J43	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN, TBT, J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, J11/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN, MDP, J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD, USB, MLB, J11/J13	USBCAN	CRITICAL	
725-1792	1	INSULATOR, CPU, J41/J43	CPU_INSULATOR	CRITICAL	


CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins


DisplayPort Pogo



USB/SD Card Pogo



Can Slots




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE PD Parts			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 4 OF 120		SHEET 4 OF 73	

DDI Port Assignments:


TBT Sink 0

TBT Sink 1
(MUXed with HDMI
if necessary)





eDP Port Assignment:


Internal panel




MCP Daisy-Chain Strategy:

Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.






PLACE_NEAR=U0500_AU60:12.7mm
 PLACE_NEAR=U0500_AV60:12.7mm
 PLACE_NEAR=U0500_AU61:12.7mm
 PLACE_NEAR=U0500_C61:12.7mm




CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9> :NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8> :ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4> :eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1> :PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0> :RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK

These can be placed close to J1800 and are only for debug access



NOTE: Pre-ES2 CPUs have issue with Sx cycling, must set CFG<9> low to avoid issue, but this locks CPU VR at 1.7V Vboot (CPU Sighting #4391569).



SYNC MASTER=WILL J43 SYNC DATE=09/13/2012

CPU Misc/JTAG/CFG/RSVD

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 6 OF 120

SHEET: 6 OF 73

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CRITICAL OMIT_TABLE

U0500 HASWELL-ULT 2CA+GT2 BGA-TSE SYM 3 OF 19

MEMORY CHANNEL A

MEM A DO<0>	AH63	SA_DQ0	AU37	MEM A CLK N<0>	20 24 68
MEM A DO<1>	AH62	SA_DQ1	AV37	MEM A CLK P<0>	20 24 68
MEM A DO<2>	AK63	SA_DQ2	AW36	MEM A CLK N<1>	21 24 68
MEM A DO<3>	AK62	SA_DQ3	AY36	MEM A CLK P<1>	21 24 68
MEM A DO<4>	AH61	SA_DQ4	AU43	MEM A CKE<0>	20 24 68
MEM A DO<5>	AH60	SA_DQ5	AM43	MEM A CKE<1>	20 24 68
MEM A DO<6>	AK61	SA_DQ6	AY42	MEM A CKE<2>	20 24 68
MEM A DO<7>	AK60	SA_DQ7	AY43	MEM A CKE<3>	21 24 68
MEM A DO<8>	AM63	SA_DQ8	SA_CS0	MEM A CS L<0>	20 21 24 68
MEM A DO<9>	AM62	SA_DQ9	AR32	MEM A CS L<1>	20 21 24 68
MEM A DO<10>	AP63	SA_DQ10	SA_ODT0	MEM A ODT<0>	20 21 24 61 68
MEM A DO<11>	AP62	SA_DQ11	AY34	=MEM A RAS L	61
MEM A DO<12>	AM61	SA_DQ12	AW34	=MEM A WE L	61
MEM A DO<13>	AM60	SA_DQ13	AU34	=MEM A CAS L	61
MEM A DO<14>	AP61	SA_DQ14	AU35	=MEM A BA<0>	61
MEM A DO<15>	AP60	SA_DQ15	AV35	MEM A CAB<6>	21 24 61 68
MEM A DO<16>	AP58	SA_DQ16	AY41	=MEM A BA<2>	61
MEM A DO<17>	AR58	SA_DQ17	SA_MA0	MEM A A<0>	61
MEM A DO<18>	AM57	SA_DQ18	SA_MA1	MEM A A<1>	61
MEM A DO<19>	AK57	SA_DQ19	SA_MA2	MEM A A<2>	61
MEM A DO<20>	AL58	SA_DQ20	AP36	TP LPDDR3 RSVD1	61
MEM A DO<21>	AK58	SA_DQ21	AU39	TP LPDDR3 RSVD2	61
MEM A DO<22>	AR57	SA_DQ22	CAAO	MEM A A<5>	61
MEM A DO<23>	AN57	SA_DQ23	CAA2	MEM A A<6>	61
MEM A DO<24>	AP55	SA_DQ24	CAA4	MEM A A<7>	61
MEM A DO<25>	AR55	SA_DQ25	CAA3	MEM A A<8>	61
MEM A DO<26>	AM54	SA_DQ26	CAA1	MEM A A<9>	61
MEM A DO<27>	AK54	SA_DQ27	CAB7	MEM A A<10>	61
MEM A DO<28>	AL55	SA_DQ28	CAA7	MEM A A<11>	61
MEM A DO<29>	AK55	SA_DQ29	CAA6	MEM A A<12>	20 24 61 68
MEM A DO<30>	AR54	SA_DQ30	CAB0	MEM A A<13>	61
MEM A DO<31>	AN54	SA_DQ31	CAA9	MEM A A<14>	61
MEM A DO<32>	AY58	SA_DQ32	CAA8	MEM A A<15>	61
MEM A DO<33>	AW58	SA_DQ33	SA_DQSN0	MEM A DOS N<0>	61 68
MEM A DO<34>	AV56	SA_DQ34	SA_DQSN1	MEM A DOS N<1>	61 68
MEM A DO<35>	AV56	SA_DQ35	SA_DQSN2	MEM A DOS N<2>	61 68
MEM A DO<36>	AV58	SA_DQ36	SA_DQSN3	MEM A DOS N<3>	61 68
MEM A DO<37>	AU58	SA_DQ37	SA_DQSN4	MEM A DOS N<4>	61 68
MEM A DO<38>	AV56	SA_DQ38	SA_DQSN5	MEM A DOS N<5>	61 68
MEM A DO<39>	AU56	SA_DQ39	SA_DQSN6	MEM A DOS N<6>	21 61 68
MEM A DO<40>	AY54	SA_DQ40	SA_DQSN7	MEM A DOS N<7>	61 68
MEM A DO<41>	AW54	SA_DQ41	SA_DQSP0	MEM A DOS P<0>	61 68
MEM A DO<42>	AY52	SA_DQ42	SA_DQSP1	MEM A DOS P<1>	61 68
MEM A DO<43>	AW52	SA_DQ43	SA_DQSP2	MEM A DOS P<2>	61 68
MEM A DO<44>	AV54	SA_DQ44	SA_DQSP3	MEM A DOS P<3>	61 68
MEM A DO<45>	AU54	SA_DQ45	SA_DQSP4	MEM A DOS P<4>	61 68
MEM A DO<46>	AV52	SA_DQ46	SA_DQSP5	MEM A DOS P<5>	61 68
MEM A DO<47>	AU52	SA_DQ47	SA_DQSP6	MEM A DOS P<6>	21 61 68
MEM A DO<48>	AK40	SA_DQ48	SA_DQSP7	MEM A DOS P<7>	61 68
MEM A DO<49>	AK42	SA_DQ49	SM_VREF_CA	CPU DIMM VREFCA	19
MEM A DO<50>	AM43	SA_DQ50	SM_VREF_DQ0	CPU DIMMA VREFDO	19
MEM A DO<51>	AM45	SA_DQ51	SM_VREF_DQ1	CPU DIMMB VREFDO	19
MEM A DO<52>	AK45	SA_DQ52			
MEM A DO<53>	AK43	SA_DQ53			
MEM A DO<54>	AM40	SA_DQ54			
MEM A DO<55>	AM42	SA_DQ55			
MEM A DO<56>	AM46	SA_DQ56			
MEM A DO<57>	AK46	SA_DQ57			
MEM A DO<58>	AK49	SA_DQ58			
MEM A DO<59>	AK49	SA_DQ59			
MEM A DO<60>	AM48	SA_DQ60			
MEM A DO<61>	AK48	SA_DQ61			
MEM A DO<62>	AM51	SA_DQ62			
MEM A DO<63>	AK51	SA_DQ63			

CRITICAL OMIT_TABLE

U0500 HASWELL-ULT 2CA+GT2 BGA-TSE SYM 4 OF 19

MEMORY CHANNEL B

MEM B DO<0>	AY31	SB_DQ0	AM38	MEM B CLK N<0>	22 24 68
MEM B DO<1>	AW31	SB_DQ1	AN38	MEM B CLK P<0>	22 24 68
MEM B DO<2>	AY29	SB_DQ2	SA_CBK0	MEM B CLK N<1>	21 24 68
MEM B DO<3>	AW29	SB_DQ3	SB_CBK1	MEM B CLK P<1>	21 24 68
MEM B DO<4>	AY31	SB_DQ4	SA_CKE0	MEM B CKE<0>	22 24 68
MEM B DO<5>	AU31	SB_DQ5	SA_CKE1	MEM B CKE<1>	22 24 68
MEM B DO<6>	AY29	SB_DQ6	SA_CKE2	MEM B CKE<2>	21 24 68
MEM B DO<7>	AU29	SB_DQ7	SA_CKE3	MEM B CKE<3>	21 24 68
MEM B DO<8>	AY27	SB_DQ8	SB_CS0	MEM B CS L<0>	22 23 24 68
MEM B DO<9>	AW27	SB_DQ9	SA_CS1	MEM B CS L<1>	22 23 24 68
MEM B DO<10>	AY25	SB_DQ10	SA_ODT0	MEM B ODT<0>	22 23 24 61 68
MEM B DO<11>	AW25	SB_DQ11	AY34	=MEM B RAS L	61
MEM B DO<12>	AY27	SB_DQ12	AW35	=MEM B WE L	61
MEM B DO<13>	AU27	SB_DQ13	AU34	=MEM B CAS L	61
MEM B DO<14>	AV25	SB_DQ14	AU35	=MEM B BA<0>	61
MEM B DO<15>	AU25	SB_DQ15	AV35	MEM B CAB<6>	21 24 61 68
MEM B DO<16>	AM29	SB_DQ16	AY41	=MEM B BA<2>	61
MEM B DO<17>	AK29	SB_DQ17	SA_MA0	MEM B A<0>	61
MEM B DO<18>	AL28	SB_DQ18	SA_MA1	MEM B A<1>	61
MEM B DO<19>	AK28	SB_DQ19	SA_MA2	MEM B A<2>	61
MEM B DO<20>	AR29	SB_DQ20	AP36	TP LPDDR3 RSVD3	61
MEM B DO<21>	AN29	SB_DQ21	AU39	TP LPDDR3 RSVD4	61
MEM B DO<22>	AR28	SB_DQ22	CAAO	MEM B A<5>	61
MEM B DO<23>	AP28	SB_DQ23	CAA2	MEM B A<6>	61
MEM B DO<24>	AN26	SB_DQ24	CAA4	MEM B A<7>	61
MEM B DO<25>	AR26	SB_DQ25	CAA3	MEM B A<8>	61
MEM B DO<26>	AR25	SB_DQ26	CAA1	MEM B A<9>	61
MEM B DO<27>	AP25	SB_DQ27	CAB7	MEM B A<10>	61
MEM B DO<28>	AK26	SB_DQ28	CAA7	MEM B A<11>	61
MEM B DO<29>	AM26	SB_DQ29	CAA6	MEM B A<12>	20 24 61 68
MEM B DO<30>	AK25	SB_DQ30	CAB0	MEM B A<13>	61
MEM B DO<31>	AL25	SB_DQ31	CAA9	MEM B A<14>	61
MEM B DO<32>	AY23	SB_DQ32	CAA8	MEM B A<15>	61
MEM B DO<33>	AW23	SB_DQ33	SA_DQSN0	MEM B DOS N<0>	61 68
MEM B DO<34>	AY21	SB_DQ34	SA_DQSN1	MEM B DOS N<1>	61 68
MEM B DO<35>	AW21	SB_DQ35	SA_DQSN2	MEM B DOS N<2>	61 68
MEM B DO<36>	AV23	SB_DQ36	SA_DQSN3	MEM B DOS N<3>	61 68
MEM B DO<37>	AU23	SB_DQ37	SA_DQSN4	MEM B DOS N<4>	61 68
MEM B DO<38>	AV21	SB_DQ38	SA_DQSN5	MEM B DOS N<5>	61 68
MEM B DO<39>	AU21	SB_DQ39	SA_DQSN6	MEM B DOS N<6>	21 61 68
MEM B DO<40>	AY19	SB_DQ40	SA_DQSN7	MEM B DOS N<7>	61 68
MEM B DO<41>	AW19	SB_DQ41	SA_DQSP0	MEM B DOS P<0>	61 68
MEM B DO<42>	AY17	SB_DQ42	SA_DQSP1	MEM B DOS P<1>	61 68
MEM B DO<43>	AW17	SB_DQ43	SA_DQSP2	MEM B DOS P<2>	61 68
MEM B DO<44>	AV19	SB_DQ44	SA_DQSP3	MEM B DOS P<3>	61 68
MEM B DO<45>	AU19	SB_DQ45	SA_DQSP4	MEM B DOS P<4>	61 68
MEM B DO<46>	AV17	SB_DQ46	SA_DQSP5	MEM B DOS P<5>	61 68
MEM B DO<47>	AU17	SB_DQ47	SA_DQSP6	MEM B DOS P<6>	21 61 68
MEM B DO<48>	AR21	SB_DQ48	SA_DQSP7	MEM B DOS P<7>	61 68
MEM B DO<49>	AR22	SB_DQ49			
MEM B DO<50>	AL21	SB_DQ50			
MEM B DO<51>	AM22	SB_DQ51			
MEM B DO<52>	AN22	SB_DQ52			
MEM B DO<53>	AP21	SB_DQ53			
MEM B DO<54>	AK21	SB_DQ54			
MEM B DO<55>	AK22	SB_DQ55			
MEM B DO<56>	AN20	SB_DQ56			
MEM B DO<57>	AR20	SB_DQ57			
MEM B DO<58>	AK18	SB_DQ58			
MEM B DO<59>	AL18	SB_DQ59			
MEM B DO<60>	AK20	SB_DQ60			
MEM B DO<61>	AM20	SB_DQ61			
MEM B DO<62>	AR18	SB_DQ62			
MEM B DO<63>	AP18	SB_DQ63			

SYNC MASTER=WILL_J43 SYNC DATE=09/13/2012


CPU DDR3/LPDDR3 Interfaces

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 7 OF 120
SHEET 7 OF 73

HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.



CRITICAL OMIT TABLE		PPVCC S0 CPU	
U0500	RSVD	C36	32A Max
2C+GT2	RSVD	C40	
BGA-TSP	RSVD	C44	
SYM 12 OF 19	RSVD	C48	
HSW ULT POWER	VDDQ	C52	
	VDDQ	C56	
	VDDQ	E23	
	VDDQ	E25	
	VDDQ	E27	
	VDDQ	E29	
	VDDQ	E31	
	VDDQ	E33	
	VDDQ	E35	
	VDDQ	E37	
	VDDQ	E39	
	VCC	E41	
	RSVD	E43	
	RSVD	E45	
	RSVD	E47	
	VCC_SENSE	E49	
	RSVD	E51	
	RSVD	E53	
	VCCIO_OUT	E55	
	VCCIO_OUT	E57	
	RSVD	F24	
	RSVD	F28	
	RSVD	F32	
	RSVD	F36	
	VIDALERT*	F40	
	VIDSCCLK	F44	
	VIDSOUT	F48	
	VCCST_PWRGD	F52	
	VR_EN	F56	
	VR_READY	G23	
	VSS	G25	
	PWR_DEBUG*	G27	
	VSS	G29	
	RSVD_TP	G31	
	RSVD_TP	G33	
	RSVD_TP	G35	
	RSVD_TP	G37	
	RSVD	G39	
	RSVD	G41	
	RSVD	G43	
	RSVD	G45	
	RSVD	G47	
	RSVD	G49	
	RSVD	G51	
	RSVD	G53	
	RSVD	G55	
	RSVD	G57	
	VCCST	H23	
	VCCST	J23	
	VCCST	K23	
	VCC	K57	
	VCC	L22	
	VCC	M23	
	VCC	M57	
	VCC	P57	
	VCC	U57	
	VCC	W57	

CRITICAL OMIT TABLE

U0500 Pin	U0500 Signal	U0500 Power	U0500 Current	U0500 Notes
K9	VCCHSIO	VCCSUS3	1838mA Max	
L10	VCCHSIO	VCCSUS3	1838mA Max	
M9	VCCHSIO	VCCSUS3	1838mA Max	
N8	VCCIO	VCCIO	29mA Max[1]	
P9	VCCIO	VCCIO	29mA Max[1]	
B18	VCCUSB3PLL	VCCUSB3PLL	41mA Max	
B11	VCCSATA3PLL	VCCSATA3PLL	42mA Max	
Y20	VCCAPLL	VCCAPLL	57mA Max	WF: RSVD on Sawtooth Peak rev 1.0
AA21	VCCAPLL	VCCAPLL	57mA Max	WF: RSVD on Sawtooth Peak rev 1.0
W21	VCCAPLL	VCCAPLL	57mA Max	WF: RSVD on Sawtooth Peak rev 1.0
J13	DCPSUS3	VCC1P05		
AH14	VCCHDA	VCCDWSW_3	11mA Max	
AH13	VRM/USB2/AZALIA	VCCDWSW_3	11mA Max	
AC9	VCCSUS3	VCCSUS3	59mA Max[1]	
AA9	VCCSUS3	VCCSUS3	59mA Max[1]	
AH10	VCCDWSW_3	VCCDWSW_3	114mA Max	
V8	VCC3	VCC3	40mA Max[1]	
W9	VCC3	VCC3	40mA Max[1]	
J18	VCC1P05	VCC1P05	200mA Max	
K19	VCC1P05	VCC1P05	200mA Max	
A20	VCCACKPLL	VCCACKPLL	31mA Max	
J17	VCCCLK	VCCCLK	200mA Max	
R21	VCCCLK	VCCCLK	200mA Max	
T21	VCCCLK	VCCCLK	200mA Max	
K18	VCCCLK	VCCCLK	200mA Max	
W20	VCCCLK	VCCCLK	200mA Max	
W21	VCCCLK	VCCCLK	200mA Max	
V21	VCCCLK	VCCCLK	200mA Max	
AE20	VCCSUS3	VCCSUS3	3.3mA Max[1]	
AE21	VCCSUS3	VCCSUS3	3.3mA Max[1]	

SYNC MASTER=J43 MLB SYNC DATE=10/02/2012

CPU/PCH POWER

Apple Inc.

Apple Logo

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 8 OF 120

SHEET: 8 OF 73



SYNC_MASTER=J43_MLB SYNC_DATE=10/02/2012

CPU/PCH GROUNDS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM> SIZE: D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 9 OF 120
 SHEET: 9 OF 73

All Intel recommendations from Intel doc #503160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 1.0 unless stated otherwise

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


62 60 50 40 8 PPVCC_S0_CPU



CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603
Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff


40 PPVMEMIO_S0_CPU



DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		10 OF 120	
SHEET		10 OF 73	

Apple Inc. logo and text.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srinii, dated 9/10/2012 2:11pm.

SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
PCH Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	12 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	11 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

D

C




C

B

B

A

A



SYNC MASTER=WILL_J43 SYNC DATE=12/17/2012

PCH Audio/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>


PAGE: 13 OF 120

SHEET: 12 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IIII NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

D


D



SLP_S0# can be driven high outside of S0 U1420 ensures signal will only be high in S0.


C

C



B

B



A

A

SYNC_MASTER=J43_MLB SYNC_DATE=02/20/2013

PAGE TITLE

PCH PM/PCI/GFX

Apple Inc.

DRAWING NUMBER <SCH_NUM> D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 14 OF 120

SHEET 13 OF 73

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PCIe Port Assignments:

Thunderbolt lane 0

Thunderbolt lane 1

Thunderbolt lane 2


Thunderbolt lane 3

AirPort


Reserved: FireWire

SD Card Reader (& Ethernet if combo)

Camera



CRITICAL OMIT_TABLE



USB Port Assignments:

Ext A (LS/FS/HS)

Ext B (LS/FS/HS)

BT

IR

Trackpad

Unused


Reserved: Camera

Reserved: SD (HS)


USB3 Port Assignments:

Ext A (SS)


Ext B (SS)



CRITICAL OMIT_TABLE



SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.



SYNC_MASTER=WILL_J43 SYNC_DATE=09/13/2012

PAGE TITLE: PCH PCIe/USB/LPC/SPI/SMBus

DRAWING NUMBER: <SCH_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 15 OF 120

SHEET: 14 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



CRITICAL OMIT TABLE

U0500	HASWELL-ULT
2C+CT2	BGA-TSP
SYM 10 OF 19	
BMBUSY*/GPIO76	
GPIO8	
LAN_PHY_PWR_CTRL/GPIO12	
GPIO15 (IPD-RSMRST#)	
GPIO16	
GPIO17	
GPIO24	
GPIO27 (IPD-DeepSx)	
GPIO28	
GPIO26	
GPIO56	
GPIO57	
GPIO58	
GPIO59	
GPIO44	
GPIO47	
GPIO48	
GPIO49	
GPIO50	
GPIO13	
GPIO14	
GPIO25	
GPIO45	
GPIO46	
GPIO9	
GPIO10	
DEVSLEP0*/GPIO33	
SDIO_POWER_EN/GPIO70	
DEVSLEP1*/GPIO38	
DEVSLEP2*/GPIO39	
SPKR/GPIO81 (IPD-PLTRST#)	

THRMRTRIP*	D60	PM THRMRTRIP L	36 65
RCIN*/GPIO82	V4	TBT CIO PLUG EVENT	18 25
SERIRQ	T4	LPC SERIRO	15 35 44 62
PCH_OPI_COMP	AW15	PCH OPI_COMP	
RSVD	AF20	XNC	
RSVD	AB21	XNC	
GPIO83	R6	PCH GSPI0 CS L	15
GPIO84	L6	PCH GSPI0 CLK	15
GPIO85	N6	PCH GSPI0 MISO	15
GPIO86 (IPD-PLTRST#)	L8	PCH GSPI0 MOSI	15
GPIO87	R7	TPAD SPI CS L	15 34
GPIO88	L5	TPAD SPI CLK	15 34 66
GPIO89	N7	TPAD SPI MISO	15 34 66
GPIO90	K2	TPAD SPI MOSI	15 34 66
UART0_RXD/GPIO91	J1	AP SOIX WAKE L	15 29
UART0_TXD/GPIO92	K3	HDMITBTMUX FLAG L	15 62
UART0_RTS*/GPIO93	J2	JTAG ISP TDO	15 18 25
UART0_CTS*/GPIO94	G1	AP RESET L	
UART1_RXD/GPIO100	K4	PCH UART1 RXD	15
UART1_TXD/GPIO101	G2	PCH UART1 TXD	15
UART1_RST*/GPIO102	J3	PCH UART1 RTS L	15
UART1_CTS*/GPIO103	J4	PCH UART1 CTS L	15
I2C0_SDA/GPIO104	F2	PCH I2C0 SDA	15
I2C0_SCL/GPIO105	F3	PCH I2C0 SCL	15
I2C1_SDA/GPIO106	G4	PCH I2C1 SDA	15
I2C1_SCL/GPIO107	F1	PCH I2C1 SCL	15
SDIO_CLK/GPIO104	E3	TBT POC RESET L	27
SDIO_CMD/GPIO105	F4	BT PWRST L	15 62
SDIO_D0/GPIO106 (IPD-PLTRST#)	D3	PCH STRP TOPBLK SWP L	37
SDIO_D1/GPIO107	E4	ENET MEDIA SENSE	15 62
SDIO_D2/GPIO108	C3	LCD IRO L	15 62
SDIO_D3/GPIO109	E2	LCD PSR EN	15 62

Pull-up/down on chipset support page (depends on TBT controller)
Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).

Pull-up on TBT page
Requires connection to SMC via 1K series R

R1616 should also be stuffed if platform does not use SD card

SYNC MASTER=WILL J43 SYNC DATE=01/14/2013

PAGE TITLE: PCH GPIO/MISC/LPIO

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 16 OF 120
SHEET: 15 OF 73

Extra BPM Testpoints

- XDP_BPM_L<2> TP1802
- XDP_BPM_L<3> TP1803
- XDP_BPM_L<4> TP1804
- XDP_BPM_L<5> TP1805
- XDP_BPM_L<6> TP1806
- XDP_BPM_L<7> TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.



PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals

- XDP_MLB_RAMCFG0 TP1870
- XDP_USB_EXT_A_OC_L MAKE_BASE=TRUE TP1873
- XDP_USB_EXT_B_OC_L MAKE_BASE=TRUE TP1874
- XDP_USB_EXT_C_OC_L TP1876
- XDP_USB_EXT_D_OC_L TP1877
- XDP_SDCONN_STATE_CHANGE_L MAKE_BASE=TRUE TP1878
- XDP_MLB_RAMCFG1 TP1876
- XDP_MLB_RAMCFG2 TP1877
- XDP_MLB_RAMCFG3 TP1878
- XDP_JTAG_ISP_TCK TP1886
- XDP_PCH_GPIO17 TP1887
- XDP_PCH_GPIO76 TP1887
- XDP_JTAG_ISP_TDI TP1887


Non-XDP Signals

- XDP_USB_EXT_A_OC_L
- XDP_USB_EXT_B_OC_L
- XDP_SDCONN_STATE_CHANGE_L
- SSD_PCIE_SEL_L
- XDP_LPCPLUS_GPIO
- XDP_JTAG_ISP_TCK
- XDP_JTAG_ISP_TDI

NOTE: Must not short XDP pins together!

Unused & MLB_RAMCFGx GPIOs have TPs.
 USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.
 SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.
 JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.
 NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.
 SSD_PCIEx_SEL_L straps are connected via 1K to common net.
 LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.

CPU JTAG Isolation



- PCH_JTAGX R1899 1K
- XDP_PCH_TDO R1890 51
- XDP_PCH_TDI R1891 51
- XDP_PCH_TMS R1892 51
- XDP_PCH_TCK R1896 51
- XDP_CPUPCH_TRST R1897 51

SYNC MASTER=WILL_J43		SYNC DATE=12/17/2012	
CPU/PCH Merged XDP			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	18 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	16 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal


This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.


CAM XTAL Power TBT XTAL Power




PCH 24MHz Crystal




PCH 24MHz Outputs



PCH PWROK Generation




PCH Reset Button




Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




PCH ME Disable Strap



PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

VCCST (1.05V S0) PWRGD






PAGE TITLE		SYNC MASTER=J43 MLB1		SYNC DATE=01/09/2013	
Chipset Support					
Apple Inc.		DRAWING NUMBER		SIZE	
		<SCH_NUM>		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		<E4LABEL>		<BRANCH>	
		PAGE		SHEET	
		19 OF 120		17 OF 73	


Platform Reset Connections

GreenCLK 25MHz Power



DDC Pull-Ups




Scrub for Layout Optimization




Thunderbolt Pull-up/downs




Power State Debug LEDs




TBT Aliases



RAM Configuration Straps



LPDDR3 Alias Support



Project Chipset Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

20 OF 120

18 OF 73

Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDAC_SCL
 - =I2C_VREFDAC_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 - DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining


FETs for CPU isolation during DAC margining

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step
 LPDDR3 (1.2V) ???mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	0.600V (DAC: 0x2E.5)	0.675V (DAC: 0x34)	1.200V (DAC: 0x5D)	1.343V (DAC: 0x68)	
Margin target:	0.300V - 0.900V (+/- 300mV)	0.337V - 1.013V (+/- 337.5mV)	0.800V - 1.600V (+/- 400mV)	0.972V - 1.714V (+/- 371mV)	
DAC range:	0.000V - 1.199V (0x00 - 0x5D)	0.000V - 1.354V (0x00 - 0x69)	0.000V - 2.397V (0x00 - 0xBA)	0.000V - 2.694V (0x00 - 0xD1)	
Vref current:	+73uA - -73uA (= sourced)	+82uA - -82uA (= sourced)	+21uA - -21uA (= sourced)	+25uA - -25uA (= sourced)	
DAC step size:	6.36mV / step @ output	6.36mV / step @ output	4.28mV / step @ output	3.53mV / step @ output	

SYNC MASTER=WILL_J43 SYNC DATE=02/04/2013


DDR3 VREF MARGINING

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 22 OF 120
 SHEET: 19 OF 73

LPDDR3 CHANNEL A (0-31)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE LPDDR3 DRAM Channel A (0-31)			
DRAWING NUMBER Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 23 OF 120		SHEET 20 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

LPDDR3 CHANNEL A (32-63)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE LPDDR3 DRAM Channel A (32-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 24 OF 120		SHEET 21 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

LPDDR3 CHANNEL B (0-31)





SYNC MASTER=MASTER		SYNC DATE=MASTER	
LPDDR3 DRAM Channel B (0-31)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	25 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	22 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


LPDDR3 CHANNEL B (32-63)



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE LPDDR3 DRAM Channel B (32-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 26 OF 120		SHEET 23 OF 73	

Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK





NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

SYNC MASTER=WILL J43 SYNC DATE=01/29/2013


Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM>
REVISION: <E4 LABEL>
PAGE: 28 OF 120
SHEET: 25 OF 73

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.



62 60 27 PPIV05 TBTLIC
??? mW (Single Port)
250 mW (Dual Port)
EDP: 1600 mA

PPIV05 TBTCIO 27 60 62
??? mW (Single-Port)
2700 mW (Dual-Port)
EDP: 1100 mA

PP3V3 TBTCIO 15 17 25 27 60 62
??? mW (Single-Port)
250 mW (Dual-Port)
EDP: 50 mA

PP3V3 S4 TBTPAPWR 25 27 28 60
EDP: 10 mA

EDP numbers are from 12/22/2011 email from Haim Lustig (Intel) to Paul Baker (Apple)
Power consumption figures from CR DG v0.57, IBL doc #472455.


SYNC MASTER=J15 MLB		SYNC DATE=07/16/2012	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	26 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes


- Power aliases required by this page:
- PPVIN_SW_TBTBST (8-13V Boost Input)
 - PP15V_TBT_REG (15V Boost Output)
 - PP3V3_TBT_P3V3TBTFTET (3.3V FET Input)
 - PP3V3_TBT_FET (3.3V FET Output)
 - PP3V3_S0_TBT_PWRCTL (8-13V Input)
 - PP1V05_TBT_P1V05TBTFTET (1.05V FET Input)
 - PP1V05_TBT_FET (1.05V FET Output)
- Signal aliases required by this page:
- TBT_CLKREQ_L
 - TBT_RESET_L
- BOM options provided by this page: (NONE)

SI8409DB:
Vds(max): -30V
Vgs(max): +/-12V
Vgs(th): -1.4V
Rds(on): 46mOhm @ 4.5V Vgs
Id(max): 3.7A @ 70C


TBT 15V Boost Regulator




Supervisor & CLKREQ# Isolation



TBT "POC" Power-up Reset




3.3V TBT "LC" Switch




Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

1.05V TBT "LC" Switch



Part	TPS22920
Type	Load Switch
R(on)	6.1 mOhm Typ
@ 1.05V	10.4 mOhm Max

1.05V TBT "CIO" Switch



Part	TPS22920
Type	Load Switch
R(on)	6.1 mOhm Typ
@ 1.05V	10.4 mOhm Max

SYNC MASTER=WILL_J43 SYNC DATE=12/17/2012

TBT Power Support

Apple Inc.


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 30 OF 120
SHEET 27 OF 73

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt device attach.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)




Thunderbolt Connector A




SYNC MASTER=J43 MLB		SYNC DATE=09/04/2012	
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		<SCH_NUM>	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	<E4LABEL>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	<BRANCH>
II NOT TO REPRODUCE OR COPY IT		PAGE	32 OF 120
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	28 OF 73
IV ALL RIGHTS RESERVED			

3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max



SYNC MASTER=J43 MLB		SYNC DATE=10/02/2012	
PAGE TITLE			
Wireless Connector			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	35 OF 120
		SHEET	29 OF 73




Per Intel PDG, use PCIe style decoupling, when muxing PCIe & SATA

PCIE SSD R2D C N<3>	C3710	1	0.1UF	10% 16V X5R-CERM 0201	PCIE SSD R2D N<3>	TRUE 11	53
PCIE SSD R2D C P<3>	C3711	1	0.1UF	10% 16V X5R-CERM 0201	PCIE SSD R2D P<3>	TRUE 12	52
PCIE SSD R2D C N<2>	C3712	1	0.1UF	10% 16V X5R-CERM 0201	PCIE SSD R2D N<2>	TRUE 14	50
PCIE SSD R2D C P<2>	C3713	1	0.1UF	10% 16V X5R-CERM 0201	PCIE SSD R2D P<2>	TRUE 15	49
PCIE SSD R2D C N<1>	C3714	1	0.1UF	10% 16V X5R-CERM 0201	PCIE SSD R2D N<1>	TRUE 18	48
PCIE SSD R2D C P<1>	C3715	1	0.1UF	10% 16V X5R-CERM 0201	PCIE SSD R2D P<1>	TRUE 19	47
PCIE SSD R2D C N<0>	C3716	1	0.1UF	10% 16V X5R-CERM 0201	PCIE SSD R2D N<0>	TRUE 21	46
PCIE SSD R2D C P<0>	C3717	1	0.1UF	10% 16V X5R-CERM 0201	PCIE SSD R2D P<0>	TRUE 22	45

PCIe polarity inversion and lane reversal are only permitted on the device side, provided the device PHY supports it.

SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
SSD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 120
		SHEET	30 OF 73



Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

SYNCH_MASTER=U43_MLB1
SYNCH_DATE=01/09/2013

DRAWING NUMBER: <SCH NUM>
REVISION: <E4 LABEL>
BRANCH: <BRANCH>
PAGE: 39 OF 120
SHEET: 31 OF 73



Camera 2 of 2


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
40 OF 120	
SHEET	
32 OF 73	

Right USB Port A

USB Port Power Switch




Mojo SMC Debug Mux




SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	33 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

IPD Flex Connector



CRITICAL
518S0884
J4800
TF13BS-20S-0.4SH
F-RT-SM-1

SYNC MASTER=J43 MLB		SYNC DATE=01/17/2013	
IPD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	48 OF 120
		SHEET	34 OF 73



NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=WILL J43 SYNC DATE=12/17/2012

Apple Inc.

SMC

DRAWING NUMBER: <SCH_NUM> SIZE: D


REVISION: <E4LABEL>

BRANCH: <BRANCH>


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 50 OF 120 SHEET: 35 OF 73

SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"




SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz



SMC12 PECl Support







SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
SMC Shared Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	51 OF 120
		SHEET	36 OF 73

```


37 37 35 SMC_HS_COMPUTING_ISENSE SMC_HS_COMPUTING_ISENSE 35 37 39
MAKE_BASE=TRUE
40 37 35 SMC_PBUS_VSENSE == SMC_PBUS_VSENSE 35 37 40
MAKE_BASE=TRUE
37 37 35 SMC_BMON_ISENSE == SMC_BMON_ISENSE 35 37 39
MAKE_BASE=TRUE
37 37 35 SMC_DCIN_ISENSE == SMC_DCIN_ISENSE 35 37 39
MAKE_BASE=TRUE
40 37 35 SMC_DCIN_VSENSE == SMC_DCIN_VSENSE 35 37 40
MAKE_BASE=TRUE
41 37 35 SMC_BMON_DISCRETE_ISENSE SMC_BMON_DISCRETE_ISENSE 35 37 41
MAKE_BASE=TRUE
40 37 35 SMC_CPU_ISENSE == SMC_CPU_ISENSE 35 37 40
MAKE_BASE=TRUE
37 37 35 SMC_OTHER_HI_ISENSE == SMC_OTHER_HI_ISENSE 35 37 39
MAKE_BASE=TRUE
41 37 35 SMC_PANEL_ISENSE == SMC_PANEL_ISENSE 35 37 41
MAKE_BASE=TRUE
37 37 35 SMC_1V2S3_ISENSE == SMC_1V2S3_ISENSE 35 37 39
MAKE_BASE=TRUE
37 37 35 SMC_LCDBKLT_ISENSE == SMC_LCDBKLT_ISENSE 35 37 39
MAKE_BASE=TRUE
40 37 35 SMC_P3V3S5_ISENSE == SMC_P3V3S5_ISENSE 35 37 40
MAKE_BASE=TRUE
37 37 35 SMC_WLAN_ISENSE == SMC_WLAN_ISENSE 35 37 39
MAKE_BASE=TRUE
37 37 35 SMC_SSD_ISENSE == SMC_SSD_ISENSE 35 37 39
MAKE_BASE=TRUE
37 37 35 SMC_P3V3S0_ISENSE == SMC_P3V3S0_ISENSE 35 37 39
MAKE_BASE=TRUE
37 37 35 SMC_CAMERA_ISENSE == SMC_CAMERA_ISENSE 35 37 39
MAKE_BASE=TRUE
NC_SMC_ADC16 == SD alias on page 103
40 37 35 SMC_P1V05S0_VSENSE == SMC_P1V05S0_VSENSE 35 37 40
MAKE_BASE=TRUE
40 37 35 SMC_CPUDDR_ISENSE == SMC_CPUDDR_ISENSE 35 37 40
MAKE_BASE=TRUE
40 37 35 SMC_P1V05S0_ISENSE == SMC_P1V05S0_ISENSE 35 37 40
MAKE_BASE=TRUE
40 37 35 SMC_CPU_VSENSE == SMC_CPU_VSENSE 35 37 40
MAKE_BASE=TRUE
41 37 35 SMC_CPUVR_ADJUST_ISENSE SMC_CPUVR_ADJUST_ISENSE 35 37 41
MAKE_BASE=TRUE
41 37 35 SMC_CPU_IMON_ISENSE == SMC_CPU_IMON_ISENSE 35 37 41
MAKE_BASE=TRUE
62 39 37 36 29 PP3V3_WLAN == PP3V3_WLAN 29 35 36 37 39 62
MAKE_BASE=TRUE

```

Top-Block Swap



SYNC_MASTER=J43_MLB		SYNC_DATE=02/20/2013	
SMC Project Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<SCH_NUM> D
		BRANCH	<E4LABEL>
		PAGE	<BRANCH>
		SHEET	52 OF 120
			37 OF 73



SYNC MASTER=J43 MLB SYNC DATE=09/28/2012


SMBus Connections

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	53 OF 120
SHEET	38 OF 73


ICOR : COMPUTING High Side Current Sense




IOOR : OTHER High Side Current Sense




IROC : 3.3V S0 FET Current Sense




IS2C : 3.3V Camera Current Sense




CHARGER BMON High Side Current Sense




DC-IN (AMON) Current Sense




IM3C :DDR 1V2 Current Sense (LPDDR + CPUDDR)




IAPC :AirPort Current Sense



ISDC : SSD Current Sense



IBLC : LCD Backlight Driver Input Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5485		SSD_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDKBKLT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SENSE,0.0030HM,1W,4-TERM,1%,0612,TFT	R5480	CRITICAL	


High Side Current Sensing

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

54 OF 120
39 OF 73


VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C : 3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5541		CPUVR_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5561		P1V05_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5595		P3V3S5_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5575		CPUDDR_ISNS:NO

Voltage & Load Side Current Sensing


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

Apple Inc. <SCH_NUM> D <E4LABEL> <BRANCH> 55 OF 120 40 OF 73

ICS3 : Adjustable Gain CPU VR Current


Sense Pins gain stage for U5800 (EMC1704)




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA


ILDC :LCD Panel Current Sense / Filter




VR IMON Current Sense Filter



Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter



Vref = 0.406mV Vth = 0.442 = 1A from Battery
Vt1 = 0.290mv = 0.687A from battery
Hysteresis TBD based on RC value changes

CHGR_CSO_R/P/N are swapped on purpose to measure power into the system

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=SID_J41 SYNC DATE=02/26/2013


Debug Sensors 1

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 56 OF 120
SHEET: 41 OF 73


CPU Proximity, Inlet ,DDR and BMON THR Sensor



TBT,MLB Bottom Proximity Sensors




TBT, MLBBOT and TBD Temp Sensor




SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	58 OF 120
		SHEET	42 OF 73


FAN CONNECTOR




SYNC MASTER=J43 MLB		SYNC DATE=09/13/2012	
PAGE TITLE			
Fan			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	60 OF 120
		SHEET	43 OF 73



LPC+SPI Connector



SPI Bus Series Termination



SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	61 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


SPEAKER AMPLIFIERS

APN: 353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ


GAIN 6DB

Right Speaker Connector




SYNC MASTER=J43 MLB		SYNC DATE=09/04/2012	
Audio: Speaker Amp			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	64 OF 120
		SHEET	45 OF 73

Hall Effect Sensor




11"-Specific Battery Connector



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE Battery Connector & Hall Effect			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 69 OF 120		SHEET 46 OF 73	


MLB to LIO Power Cable Connector

CRITICAL
J7000
WTB-PWR-M82
M-RT-SM




Input impedance of 68K meets sparkiterture requirements for detection of B121 (16.5V)

CRITICAL
Q7010
SI5419DU
POWERPAK




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator



$$V_{out} = 1.25V * (1 + R_a / R_b)$$

SYNC MASTER=143 MLB		SYNC DATE=09/13/2012	
PAGE TITLE DC-In & G3H Supply			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE D
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	70 OF 120
		SHEET	47 OF 73




Max Current = 8A


f = 400 kHz

* R7151 HAS 2.2OHM TO COMPENSATE UNBALANCED VOLTAGE DUE TO DIFFERENT CURRENT ON _P AND _N. (FROM INTERSIL)

SYNC MASTER=J43 MLB		SYNC DATE=09/14/2012	
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	71 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	48 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J43 MLB		SYNC DATE=10/09/2012	
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	49 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Additional Input Bulk Caps

Vout = 1.85V max
32A max output
f = 700kHz

SYNC MASTER=J43 MLB		SYNC DATE=09/21/2012	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	50 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

D

C


C


B


B

A

A




SYNC MASTER=J43 MLB		SYNC DATE=09/17/2012	
PAGE TITLE			
LPDDR3 Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	74 OF 120
		SHEET	51 OF 73




SKIPSEL Strap	
VREF2	Auto Skip (Higher Efficiency)
VREG3	OOA Auto Skip (Lower Efficiency)

SYNC MASTER=J43 MLB		SYNC DATE=10/02/2012	
PAGE TITLE			
5V S4RS3 / 3.3V S5 Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	75 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	52 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1.05V S0 Regulator



SYNC MASTER=J43 MLB		SYNC DATE=09/10/2012	
PAGE TITLE			
1.05V S0 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 120		53 OF 73	




PPBUS S0 LCDBKLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EDP)


*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

10.2 ohm resistors for current measurement on LED strings.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7717, R7718, R7719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7720, R7721, R7722		BKLT:ENG



Keyboard Backlight Driver & Detection




Keyboard Backlight Connector




SYNC MASTER=J43 MLB		SYNC DATE=09/13/2012	
LCD/KBD Backlight Driver			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	
		PAGE	77 OF 120
		SHEET	54 OF 73

1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



1.8V S3 REGULATOR




1.5V S0 LDO




SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	78 OF 120
		SHEET	55 OF 73

1.5V S0 Audio Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 1.8V	19.6 mOhm Typ
R(on) @ 1.8V	21.8 mOhm Max
Current	2A Max

3.3V SUS Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max

3.3V S4 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max

3.3V SSD Switch



Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ
R(on) @ 25C	8.5 mOhm Max
Current	5.3A Max


1.05V PCH HSIO Switch



Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ
R(on) @ 4V Vgs	TBD mOhm Max
Current	6A Max


HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)

3.3V S3 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max

3.3V S0 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max

3.3V Sensor Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max

5V S0 Switch



Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ
R(on)	17 mOhm Max
Current	2.5A



SYNC MASTER=J43 MLB SYNC DATE=10/04/2012


Power FETs

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 120	SHEET	56 OF 73


S5 Enables




Standby Enables




S3 Enables



S5 Power Good




SSD Enable




Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKESRC_EN	PM_STS_EN	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S3AC)	1	1	0	0	0	0	0
Deep Sleep (S3)	0	1	0	0	0	0	0
Battery Off (S3BnAC)	toggle 3Hz	0	0	0	0	0	0
Battery Off (S3Bn)	1	0	0	0	0	0	0


S0 Rail PGOOD (BJT Version)




1.5V Codec Enable




S0 Enables




3.3V SUS Detect



CHGR VFRQ Generation




S0 Rail PGOOD Circuitry (ISL version used for development)



Thresholds:
 VDD: 2.734V-3.010V
 V2MON: 2.815V-3.099V
 V3MON: 0.572V-0.630V
 V4MON: 0.572V-0.630V

SUS Enables



SYNC MASTER=J43 MLB SYNC DATE=09/16/2012

Power Control


Apple Inc.

Apple logo

Apple Inc. logo


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 81 OF 120
 SHEET: 57 OF 73




SYNC MASTER=J43 MLB		SYNC DATE=09/11/2012	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	83 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	58 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LIO Connector 516S1036 (HIROSE 3.0mm RCPT)



SYNC MASTER=CLEAN J41		SYNC DATE=11/13/2012	
LIO Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	95 OF 120
		SHEET	59 OF 73



SYNC MASTER=WILL J43 SYNC DATE=12/17/2012

Power Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
100 OF 120	
SHEET	
60 OF 73	

LPDDR3 Command/Address

Memory Bit/Byte Swizzle

LPDDR3 Command/Address	MAKE_BASE	Memory Bit/Byte Swizzle
=MEM A A<5>	TRUE	MEM A CAA<0>
=MEM A A<9>	TRUE	MEM A CAA<1>
=MEM A A<6>	TRUE	MEM A CAA<2>
=MEM A A<8>	TRUE	MEM A CAA<3>
=MEM A A<7>	TRUE	MEM A CAA<4>
=MEM A BA<2>	TRUE	MEM A CAA<5>
MEM A CAA<6>	TRUE	MEM A CAA<6>
=MEM A A<11>	TRUE	MEM A CAA<7>
=MEM A A<15>	TRUE	MEM A CAA<8>
=MEM A A<14>	TRUE	MEM A CAA<9>
=MEM A A<13>	TRUE	MEM A CAB<0>
=MEM A CAS L	TRUE	MEM A CAB<1>
=MEM A WE L	TRUE	MEM A CAB<2>
=MEM A RAS L	TRUE	MEM A CAB<3>
=MEM A BA<0>	TRUE	MEM A CAB<4>
=MEM A A<2>	TRUE	MEM A CAB<5>
MEM A CAB<6>	TRUE	MEM A CAB<6>
=MEM A A<10>	TRUE	MEM A CAB<7>
=MEM A A<1>	TRUE	MEM A CAB<8>
=MEM A A<0>	TRUE	MEM A CAB<9>
MEM A ODT<0>	TRUE	MEM A ODT<0>
TP LPDDR3 RSVD1	TRUE	TP LPDDR3 RSVD1
TP LPDDR3 RSVD2	TRUE	TP LPDDR3 RSVD2
=MEM B A<5>	TRUE	MEM B CAA<0>
=MEM B A<9>	TRUE	MEM B CAA<1>
=MEM B A<6>	TRUE	MEM B CAA<2>
=MEM B A<8>	TRUE	MEM B CAA<3>
=MEM B A<7>	TRUE	MEM B CAA<4>
=MEM B BA<2>	TRUE	MEM B CAA<5>
MEM B CAA<6>	TRUE	MEM B CAA<6>
=MEM B A<11>	TRUE	MEM B CAA<7>
=MEM B A<15>	TRUE	MEM B CAA<8>
=MEM B A<14>	TRUE	MEM B CAA<9>
=MEM B A<13>	TRUE	MEM B CAB<0>
=MEM B CAS L	TRUE	MEM B CAB<1>
=MEM B WE L	TRUE	MEM B CAB<2>
=MEM B RAS L	TRUE	MEM B CAB<3>
=MEM B BA<0>	TRUE	MEM B CAB<4>
=MEM B A<2>	TRUE	MEM B CAB<5>
MEM B CAB<6>	TRUE	MEM B CAB<6>
=MEM B A<10>	TRUE	MEM B CAB<7>
=MEM B A<1>	TRUE	MEM B CAB<8>
=MEM B A<0>	TRUE	MEM B CAB<9>
MEM B ODT<0>	TRUE	MEM B ODT<0>
TP LPDDR3 RSVD3	TRUE	TP LPDDR3 RSVD3
TP LPDDR3 RSVD4	TRUE	TP LPDDR3 RSVD4
=MEM A DO<0>	TRUE	MEM A DO<9>
=MEM A DO<1>	TRUE	MEM A DO<12>
=MEM A DO<2>	TRUE	MEM A DO<10>
=MEM A DO<3>	TRUE	MEM A DO<11>
=MEM A DO<4>	TRUE	MEM A DO<8>
=MEM A DO<5>	TRUE	MEM A DO<13>
=MEM A DO<6>	TRUE	MEM A DO<14>
=MEM A DO<7>	TRUE	MEM A DO<15>
=MEM A DO<8>	TRUE	MEM A DO<0>
=MEM A DO<9>	TRUE	MEM A DO<1>
=MEM A DO<10>	TRUE	MEM A DO<2>
=MEM A DO<11>	TRUE	MEM A DO<7>
=MEM A DO<12>	TRUE	MEM A DO<4>
=MEM A DO<13>	TRUE	MEM A DO<5>
=MEM A DO<14>	TRUE	MEM A DO<3>
=MEM A DO<15>	TRUE	MEM A DO<6>
=MEM A DO<16>	TRUE	MEM A DO<29>
=MEM A DO<17>	TRUE	MEM A DO<28>
=MEM A DO<18>	TRUE	MEM A DO<27>
=MEM A DO<19>	TRUE	MEM A DO<31>
=MEM A DO<20>	TRUE	MEM A DO<24>
=MEM A DO<21>	TRUE	MEM A DO<25>
=MEM A DO<22>	TRUE	MEM A DO<26>
=MEM A DO<23>	TRUE	MEM A DO<30>
=MEM A DO<24>	TRUE	MEM A DO<18>
=MEM A DO<25>	TRUE	MEM A DO<21>
=MEM A DO<26>	TRUE	MEM A DO<16>
=MEM A DO<27>	TRUE	MEM A DO<23>
=MEM A DO<28>	TRUE	MEM A DO<20>
=MEM A DO<29>	TRUE	MEM A DO<19>
=MEM A DO<30>	TRUE	MEM A DO<22>
=MEM A DO<31>	TRUE	MEM A DO<17>
=MEM A DO<32>	TRUE	MEM A DO<41>
=MEM A DO<33>	TRUE	MEM A DO<44>
=MEM A DO<34>	TRUE	MEM A DO<46>
=MEM A DO<35>	TRUE	MEM A DO<47>
=MEM A DO<36>	TRUE	MEM A DO<40>
=MEM A DO<37>	TRUE	MEM A DO<45>
=MEM A DO<38>	TRUE	MEM A DO<42>
=MEM A DO<39>	TRUE	MEM A DO<43>
=MEM A DO<40>	TRUE	MEM A DO<36>
=MEM A DO<41>	TRUE	MEM A DO<37>
=MEM A DO<42>	TRUE	MEM A DO<34>
=MEM A DO<43>	TRUE	MEM A DO<39>
=MEM A DO<44>	TRUE	MEM A DO<32>
MEM A DO<33>	TRUE	MEM A DO<33>
=MEM A DO<46>	TRUE	MEM A DO<35>
=MEM A DO<47>	TRUE	MEM A DO<38>
=MEM A DO<48>	TRUE	MEM A DO<52>
=MEM A DO<49>	TRUE	MEM A DO<51>
=MEM A DO<50>	TRUE	MEM A DO<48>
=MEM A DO<51>	TRUE	MEM A DO<49>
=MEM A DO<52>	TRUE	MEM A DO<53>
=MEM A DO<53>	TRUE	MEM A DO<50>
=MEM A DO<54>	TRUE	MEM A DO<54>
=MEM A DO<55>	TRUE	MEM A DO<55>
=MEM A DO<56>	TRUE	MEM A DO<58>
=MEM A DO<57>	TRUE	MEM A DO<62>
=MEM A DO<58>	TRUE	MEM A DO<60>
=MEM A DO<59>	TRUE	MEM A DO<61>
=MEM A DO<60>	TRUE	MEM A DO<59>
=MEM A DO<61>	TRUE	MEM A DO<63>
=MEM A DO<62>	TRUE	MEM A DO<57>
=MEM A DO<63>	TRUE	MEM A DO<56>
=MEM A DOS P<0>	TRUE	MEM A DOS P<1>
=MEM A DOS N<0>	TRUE	MEM A DOS N<1>
=MEM A DOS P<1>	TRUE	MEM A DOS P<0>
=MEM A DOS N<1>	TRUE	MEM A DOS N<0>
=MEM A DOS P<2>	TRUE	MEM A DOS P<3>
=MEM A DOS N<2>	TRUE	MEM A DOS N<3>
=MEM A DOS P<3>	TRUE	MEM A DOS P<2>
=MEM A DOS N<3>	TRUE	MEM A DOS N<2>
=MEM A DOS P<4>	TRUE	MEM A DOS P<5>
=MEM A DOS N<4>	TRUE	MEM A DOS N<5>
=MEM A DOS P<5>	TRUE	MEM A DOS P<4>
=MEM A DOS N<5>	TRUE	MEM A DOS N<4>
MEM A DOS P<6>	TRUE	MEM A DOS P<6>
MEM A DOS N<6>	TRUE	MEM A DOS N<6>
=MEM A DOS P<7>	TRUE	MEM A DOS P<7>
=MEM A DOS N<7>	TRUE	MEM A DOS N<7>
=MEM B DO<0>	TRUE	MEM B DO<12>
=MEM B DO<1>	TRUE	MEM B DO<9>
=MEM B DO<2>	TRUE	MEM B DO<10>
=MEM B DO<3>	TRUE	MEM B DO<11>
=MEM B DO<4>	TRUE	MEM B DO<13>
=MEM B DO<5>	TRUE	MEM B DO<8>
=MEM B DO<6>	TRUE	MEM B DO<14>
=MEM B DO<7>	TRUE	MEM B DO<15>
=MEM B DO<8>	TRUE	MEM B DO<0>
=MEM B DO<9>	TRUE	MEM B DO<1>
=MEM B DO<10>	TRUE	MEM B DO<2>
=MEM B DO<11>	TRUE	MEM B DO<7>
=MEM B DO<12>	TRUE	MEM B DO<4>
=MEM B DO<13>	TRUE	MEM B DO<5>
=MEM B DO<14>	TRUE	MEM B DO<6>
=MEM B DO<15>	TRUE	MEM B DO<3>
=MEM B DO<16>	TRUE	MEM B DO<28>
=MEM B DO<17>	TRUE	MEM B DO<29>
=MEM B DO<18>	TRUE	MEM B DO<30>
=MEM B DO<19>	TRUE	MEM B DO<27>
=MEM B DO<20>	TRUE	MEM B DO<24>
=MEM B DO<21>	TRUE	MEM B DO<25>
=MEM B DO<22>	TRUE	MEM B DO<31>
=MEM B DO<23>	TRUE	MEM B DO<26>
=MEM B DO<24>	TRUE	MEM B DO<20>
=MEM B DO<25>	TRUE	MEM B DO<16>
=MEM B DO<26>	TRUE	MEM B DO<23>
=MEM B DO<27>	TRUE	MEM B DO<22>
=MEM B DO<28>	TRUE	MEM B DO<21>
=MEM B DO<29>	TRUE	MEM B DO<17>
=MEM B DO<30>	TRUE	MEM B DO<18>
=MEM B DO<31>	TRUE	MEM B DO<19>
=MEM B DO<32>	TRUE	MEM B DO<44>
=MEM B DO<33>	TRUE	MEM B DO<41>
=MEM B DO<34>	TRUE	MEM B DO<42>
=MEM B DO<35>	TRUE	MEM B DO<43>
=MEM B DO<36>	TRUE	MEM B DO<45>
=MEM B DO<37>	TRUE	MEM B DO<40>
=MEM B DO<38>	TRUE	MEM B DO<46>
=MEM B DO<39>	TRUE	MEM B DO<47>
MEM B DO<32>	TRUE	MEM B DO<32>
=MEM B DO<41>	TRUE	MEM B DO<33>
=MEM B DO<42>	TRUE	MEM B DO<34>
=MEM B DO<43>	TRUE	MEM B DO<39>
=MEM B DO<44>	TRUE	MEM B DO<36>
=MEM B DO<45>	TRUE	MEM B DO<37>
=MEM B DO<46>	TRUE	MEM B DO<38>
=MEM B DO<47>	TRUE	MEM B DO<35>
=MEM B DO<48>	TRUE	MEM B DO<57>
=MEM B DO<49>	TRUE	MEM B DO<56>
=MEM B DO<50>	TRUE	MEM B DO<60>
=MEM B DO<51>	TRUE	MEM B DO<59>
=MEM B DO<52>	TRUE	MEM B DO<63>
=MEM B DO<53>	TRUE	MEM B DO<62>
=MEM B DO<54>	TRUE	MEM B DO<58>
=MEM B DO<55>	TRUE	MEM B DO<61>
=MEM B DO<56>	TRUE	MEM B DO<49>
=MEM B DO<57>	TRUE	MEM B DO<51>
=MEM B DO<58>	TRUE	MEM B DO<48>
=MEM B DO<59>	TRUE	MEM B DO<53>
=MEM B DO<60>	TRUE	MEM B DO<52>
=MEM B DO<61>	TRUE	MEM B DO<55>
=MEM B DO<62>	TRUE	MEM B DO<50>
=MEM B DO<63>	TRUE	MEM B DO<54>
=MEM B DOS P<0>	TRUE	MEM B DOS P<1>
=MEM B DOS N<0>	TRUE	MEM B DOS N<1>
=MEM B DOS P<1>	TRUE	MEM B DOS P<0>
=MEM B DOS N<1>	TRUE	MEM B DOS N<0>
=MEM B DOS P<2>	TRUE	MEM B DOS P<3>
=MEM B DOS N<2>	TRUE	MEM B DOS N<3>
=MEM B DOS P<3>	TRUE	MEM B DOS P<2>
=MEM B DOS N<3>	TRUE	MEM B DOS N<2>
=MEM B DOS P<4>	TRUE	MEM B DOS P<5>
=MEM B DOS N<4>	TRUE	MEM B DOS N<5>
=MEM B DOS P<5>	TRUE	MEM B DOS P<4>
=MEM B DOS N<5>	TRUE	MEM B DOS N<4>
MEM B DOS P<6>	TRUE	MEM B DOS P<6>
MEM B DOS N<6>	TRUE	MEM B DOS N<6>
=MEM B DOS P<7>	TRUE	MEM B DOS P<7>
=MEM B DOS N<7>	TRUE	MEM B DOS N<7>

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Signal Aliases			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 102 OF 120	SHEET 61 OF 73

Functional Test Points

NO_TEST Nets

J3501: AirPort / BT Connector
FUNC_TEST
TRUE PP3V3 WLAN (Need 6 TPs)
TRUE WIFI EVENT L
TRUE PCIE AP R2D N
TRUE PCIE AP R2D P
TRUE PCIE CLK100M AP N
TRUE PCIE CLK100M AP P
TRUE PCIE AP D2R P
TRUE PCIE AP D2R N
TRUE PCIE WAKE L
TRUE AP RESET CONN L
TRUE AP CLKREQ O L
TRUE USB BT CONN P
TRUE USB BT CONN N
TRUE PP3V3 S4
(Need to add 8 GND TPs)

J6000: Fan Connector
FUNC_TEST
TRUE PP5V S0
TRUE FAN RT TACH
TRUE FAN RT PWM
(Need to add 1 GND TP)

Misc Voltages & Control Signals
FUNC_TEST
TRUE PPBUS G3H
TRUE PPVIN S4SW TBTBST FET
TRUE PPBUS S5 HS COMPUTING ISNS
TRUE PPDGIN G3H
TRUE PP3V42 G3H
TRUE PPVRTC G3H
TRUE PP3V3 S5
TRUE PP3V3 SUS
TRUE PP3V3 S3
TRUE PP3V3 S0
TRUE PP3V3 S0SW SSD
TRUE PP1V5 S0
TRUE PP1V05 S0
TRUE PP15V TBT
TRUE PP3V3 TBTLC
TRUE PP1V05 TBTLC
TRUE PPVCC S0 CPU
TRUE PP1V05 TBTCLIO
TRUE NC PCI PME L
TRUE PPDGIN G3H ISOL
TRUE PP3V3 S4
(Need to add 27 GND TPs)

J4800: IPD Flex Connector
FUNC_TEST
TRUE SMC L1D
TRUE TPAD SPI MISO R
TRUE USB TPAD P
TRUE USB TPAD N
TRUE TPAD SPI CLK R
TRUE TPAD WAKE L
TRUE TPAD SPI MOSI R
TRUE PP3V3 S4 IPD
TRUE TPAD SPI CS R L
TRUE TPAD SPI IF EN CONN
TRUE TPAD SPI INT S4 WAKE L CONN
TRUE PP5V S4 IPD
TRUE TPAD USB IF EN CONN
TRUE SMBUS SMC 3 SDA
TRUE SMBUS SMC 3 SCL
TRUE SMC LSOC RST L
TRUE PP3V42 G3H
TRUE SMC ONOFF L
(Need to add 5 GND TPs)

J3700: SSD Connector
FUNC_TEST
TRUE PP3V3 S0SW SSD FLT (Need 5 TPs)
TRUE PCIE SSD R2D N<3..0>
TRUE PCIE SSD R2D P<3..0>
TRUE PP3V3 S0
TRUE SSD RESET CONN L
TRUE SSD CLKREQ CONN L
TRUE SMC OOB1 R2D CONN L
TRUE SMC OOB1 D2R CONN L
TRUE SSD PCIE SEL L
TRUE SSD DEVS LP
TRUE SSD PWRFAIL WARN L
TRUE SSD PWR EN
TRUE PCIE SSD D2R N<3..0>
TRUE PCIE SSD D2R P<3..0>
TRUE PCIE CLK100M SSD N
TRUE PCIE CLK100M SSD P
(Need to add 6 GND TPs)

J7000: DC-In Connector
FUNC_TEST
TRUE PPDGIN G3H (Need 4 TPs)
TRUE PP5V S4RS3 (Need 3 TPs)
(Need to add 5 GND TPs)

J4002: Camera Connector
FUNC_TEST
TRUE MIPI CLK CONN N
TRUE MIPI CLK CONN P
TRUE CAM SENSOR WAKE L CONN
TRUE MIPI DATA CONN N
TRUE MIPI DATA CONN P
TRUE SMBUS SMC 1 S0 SDA
TRUE SMBUS SMC 1 S0 SCL
TRUE I2C CAM SCK
TRUE I2C CAM SDA
TRUE PP5V S3RS0 ALSCAM F (Need 1 TPD TPs)
(Need to add 1 TPD GND TPs)

J6404: Speaker Connector
FUNC_TEST
TRUE SPKRAMP ROUT P
TRUE SPKRAMP ROUT N
(Need to add 3 GND TPs)

J6100: LPC+SPI Connector
FUNC_TEST
TRUE PP3V42 G3H
TRUE PP5V S0
TRUE LPC CLK24M LPCPLUS
TRUE LPC AD<3..0>
TRUE SPI ALT MOSI
TRUE XDP LPCPLUS GPIO
TRUE LPCPLUS RESET L
TRUE SMC TDO
TRUE TP SMC TRST L
TRUE TP SMC MD1
TRUE SMC TX L
TRUE SPI ALT MISO
TRUE LPC FRAME L
TRUE SPIROM USE MLB
TRUE PM CLKRUN L
TRUE SPI ALT CLK
TRUE SPI ALT CS L
TRUE LPC SERIRQ
TRUE LPC PWRDWN L
TRUE SMC TDI
TRUE SMC TCK
TRUE SMC RESET L
TRUE SMC ROMBOOT
TRUE SMC RX L
TRUE SMC TMS
(Need to add 6 GND TPs)

J6950: Battery Connector
FUNC_TEST
TRUE PPVBAT G3H CONN (Need 4 TPs)
TRUE SMBUS SMC 5 G3 SCL
TRUE SMBUS SMC 5 G3 SDA
TRUE SYS DETECT L
(Need to add 4 GND TPs near J7050 and 1 for shield)

J8300: Internal DP Connector
FUNC_TEST
TRUE PPHV S0SW LDCBKL T (Need 2 TPs)
TRUE LED RETURN 6
TRUE LED RETURN 5
TRUE LED RETURN 4
TRUE LED RETURN 3
TRUE LED RETURN 2
TRUE LED RETURN 1
TRUE DP INT HPD CONN
TRUE I2C TCON SDA R
TRUE I2C TCON SCL R
TRUE PP3V3 S0SW LCD UF (Need 2 TPs)
TRUE DP INT AUX CH C N
TRUE DP INT AUX CH C P
TRUE DP INT ML P<0>
TRUE DP INT ML N<0>
(Need to add 5 GND TPs)

J7715: KB BKL T Connector
FUNC_TEST
TRUE KBDLED ANODE
TRUE KBDLED FB
(Need to add 2 GND TPs)

J1800: XDP Connector (Only a subset are needed for FCT HVM test fixture)
FUNC_TEST
TRUE XDP CPU TCK
TRUE XDP PCH TCK
TRUE XDP CPU TDI
TRUE XDP CPU TDO
TRUE XDP CPUPCH TRST L
TRUE XDP CPU TMS
TRUE XDP PCH TMS
TRUE XDP PCH TDI
TRUE XDP PCH TDO
TRUE XDP CPU PREQ L
TRUE XDP CPU PRDY L
TRUE XDP CPU VCCST PWRGD
TRUE PM RSMRST L
TRUE XDP SYS PWROK
TRUE PM SYSRST L
TRUE CPU CFG<3>
TRUE PP1V05 S0
(Need to add 2 GND TPs)

NO_TEST MAKE_BASE
TRUE TRUE NC PCIE CLK100M SDP
TRUE TRUE NC PCIE CLK100M SDN
TRUE TRUE NC PCIE CLK100M FWP
TRUE TRUE NC PCIE CLK100M FWN
TRUE TRUE NC PCIE FW D2RP
TRUE TRUE NC PCIE FW D2RN
TRUE TRUE NC PCIE FW R2D CP
TRUE TRUE NC PCIE FW R2D CN
TRUE TRUE NC USB IRP
TRUE TRUE NC USB IRN
TRUE TRUE NC USB CAMERAP
TRUE TRUE NC USB CAMERAN
TRUE TRUE NC USB SDP
TRUE TRUE NC USB SDN
TRUE TRUE NC INT ML C P<3..1>
TRUE TRUE NC INT ML CN<3..1>
TRUE TRUE NC HDA SPDIN1
TRUE TRUE NC PCI PME L
TRUE TRUE NC CLINK CLK
TRUE TRUE NC CLINK DATA
TRUE TRUE NC CLINK RESET L
TRUE TRUE NC SMC SYS LED
TRUE TRUE NC IR RX OUT RC
TRUE TRUE NC USB SMC P
TRUE TRUE NC USB SMC N
TRUE TRUE NC SMC GFX OVERTEMP
TRUE TRUE NC SMC GFX THROTTLE L
TRUE TRUE NC SMC FAN 1 CTL
TRUE TRUE NC SMC FAN 1 TACH
TRUE TRUE NC SMC FAN 5 CTL
TRUE TRUE NC ENET ASF GPIO
TRUE TRUE NC SMC MPM5 LED PWR
TRUE TRUE NC SMC MPM5 LED CHG
TRUE TRUE NC SMC T25 EN L
TRUE TRUE NC SMC DP HPD L
TRUE TRUE NC SMBUS SMC 4 ASF SCL
TRUE TRUE NC SMBUS SMC 4 ASF SDA
TRUE TRUE NC BDV BKL PWM
TRUE TRUE NC TBT B R2D C P<1..0>
TRUE TRUE NC TBT B R2D CN<1..0>
TRUE TRUE NC TBT B D2R P<1..0>
TRUE TRUE NC TBT B D2RN<1..0>
TRUE TRUE NC TBT B LSTX
TRUE TRUE NC DP TBTBP ML CP<3..1:2>
TRUE TRUE NC DP TBTBP ML CN<3..1:2>
TRUE TRUE NC DP TBTBP AUXCH CP
TRUE TRUE NC DP TBTBP AUXCH CN
TRUE TRUE NC DP TBTSRC ML CP<3>
TRUE TRUE NC DP TBTSRC ML CN<3>
TRUE TRUE NC DP TBTSRC ML CP<2>
TRUE TRUE NC DP TBTSRC ML CN<2>
TRUE TRUE NC DP TBTSRC ML CP<1>
TRUE TRUE NC DP TBTSRC ML CN<1>
TRUE TRUE NC DP TBTSRC ML CP<0>
TRUE TRUE NC DP TBTSRC ML CN<0>
TRUE TRUE NC DP TBTSRC AUXCH CP
TRUE TRUE NC DP TBTSRC AUXCH CN

NC SMC SYS LED
NC IR RX OUT RC
NC USB SMC P
NC USB SMC N
NC SMC GFX OVERTEMP
NC SMC GFX THROTTLE L
NC SMC FAN 1 CTL
NC SMC FAN 1 TACH
NC SMC FAN 5 CTL
NC ENET ASF GPIO
NC SMC MPM5 LED PWR
NC SMC MPM5 LED CHG
NC SMC T25 EN L
NC SMC DP HPD L
NC SMBUS SMC 4 ASF SCL
NC SMBUS SMC 4 ASF SDA
NC BDV BKL PWM
NC TBT B R2D C P<1..0>
NC TBT B R2D CN<1..0>
NC TBT B D2R P<1..0>
NC TBT B D2RN<1..0>
NC TBT B LSTX
NC DP TBTBP ML CP<3..1:2>
NC DP TBTBP ML CN<3..1:2>
NC DP TBTBP AUXCH CP
NC DP TBTBP AUXCH CN
NC DP TBTSRC ML CP<3>
NC DP TBTSRC ML CN<3>
NC DP TBTSRC ML CP<2>
NC DP TBTSRC ML CN<2>
NC DP TBTSRC ML CP<1>
NC DP TBTSRC ML CN<1>
NC DP TBTSRC ML CP<0>
NC DP TBTSRC ML CN<0>
NC DP TBTSRC AUXCH CP
NC DP TBTSRC AUXCH CN

NC SMC SYS LED
NC IR RX OUT RC
NC USB SMC P
NC USB SMC N
NC SMC GFX OVERTEMP
NC SMC GFX THROTTLE L
NC SMC FAN 1 CTL
NC SMC FAN 1 TACH
NC SMC FAN 5 CTL
NC ENET ASF GPIO
NC SMC MPM5 LED PWR
NC SMC MPM5 LED CHG
NC SMC T25 EN L
NC SMC DP HPD L
NC SMBUS SMC 4 ASF SCL
NC SMBUS SMC 4 ASF SDA
NC BDV BKL PWM
NC TBT B R2D C P<1..0>
NC TBT B R2D CN<1..0>
NC TBT B D2R P<1..0>
NC TBT B D2RN<1..0>
NC TBT B LSTX
NC DP TBTBP ML CP<3..1:2>
NC DP TBTBP ML CN<3..1:2>
NC DP TBTBP AUXCH CP
NC DP TBTBP AUXCH CN
NC DP TBTSRC ML CP<3>
NC DP TBTSRC ML CN<3>
NC DP TBTSRC ML CP<2>
NC DP TBTSRC ML CN<2>
NC DP TBTSRC ML CP<1>
NC DP TBTSRC ML CN<1>
NC DP TBTSRC ML CP<0>
NC DP TBTSRC ML CN<0>
NC DP TBTSRC AUXCH CP
NC DP TBTSRC AUXCH CN

Unused nets with offpage
(Nets with offpages not used on this project)

HDD PWR EN
WOL EN
BT PWRST L
HDMITBTMUX FLAG L
FW PWR EN
FW PME L
ENET MEDIA SENSE
LCD PSR EN
LCD IRO L
ODD PWR EN L
ENET LOW PWR
AUD IP PERIPHERAL DET
AUD I2C INT L
AUD IPHS SWITCH EN

Func Test / No Test
Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED
DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 104 OF 120
SHEET: 62 OF 73

Functional Test Points

Power Aliases

NO_TEST Nets

J9500: LIO Connector

FUNC_TEST	Value
TRUE AUD_PWR_EN	13 57 59
TRUE PP5V_S0_ALT_AUD_LDO_EN	59
TRUE SPKRAMP_SHDN_L	45 59
TRUE PP1V5_S0SW_AUDIO	56 59
TRUE PP3V3_S0	60 62 72
TRUE SPKRAMP_INR_N	5 7 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
TRUE SPKRAMP_INR_P	45 59 72
TRUE USB3_EXTB_D2R_RC_N	59 63 66
TRUE USB3_EXTB_D2R_RC_P	59 63 66
TRUE USB_EXTB_N	14 59 66
TRUE USB_EXTB_P	14 59 66
TRUE USB3_EXTB_R2D_N	59 63 66
TRUE USB3_EXTB_R2D_P	59 63 66
TRUE PP3V42_G3H	17 20 33 34 35 36 38 44 46 47
TRUE SMBUS_SMC_2_S3_SCL	35 38 59 72
TRUE SMBUS_SMC_2_S3_SDA	35 38 59 72
TRUE SYS_ONEWIRE	35 59
TRUE SMC_BC_ACOK	35 36 48 59
TRUE XDP_USB_EXTB_OC_L	14 16 59
TRUE USB_PWR_EN	33 57 59
TRUE FINSTACKSNS_ALERT_L	37 59
TRUE HDA_SYNC	12 59 67
TRUE HDA_RST_L	12 59 67
TRUE HDA_SDOOUT	12 59 67
TRUE HDA_SDIN0	12 59 67
TRUE HDA_BIT_CLK	12 59 67
(Need to add 5 GND TPs)	

63 62 60 56 39 38 34 19 18 15 PP3V3_S3 == PP3V3_S3 15 18 19 34 38 39 56 60 62 63

NO_TEST	MAKE_BASE	NO_TEST	Value
66 63 14	NC USB3RPCIIE_SD_D2RP	== TRUE TRUE	NC USB3RPCIIE_SD_D2RP 14 63 66
66 63 14	NC USB3RPCIIE_SD_D2RN	== TRUE TRUE	NC USB3RPCIIE_SD_D2RN 14 63 66
66 63 14	NC USB3RPCIIE_SD_R2D_CP	== TRUE TRUE	NC USB3RPCIIE_SD_R2D_CP 14 63 66
66 63 14	NC USB3RPCIIE_SD_R2D_CN	== TRUE TRUE	NC USB3RPCIIE_SD_R2D_CN 14 63 66
63 37 35	NC_SMC_ADC16	== TRUE TRUE	NC_SMC_ADC16 35 37 35 SMC

J6955: HALL EFFECT Connector

FUNC_TEST	Value
TRUE SMC_LID_R	46
TRUE PP3V42_G3H	17 20 33 34 35 36 38 44 46 47

Bead Probes

66 59 14	USB3_EXTB_D2R_N	1	SM	BEAD-PROBE	BPA511
66 59 14	USB3_EXTB_D2R_P	1	SM	BEAD-PROBE	BPA510
66 63 59	USB3_EXTB_D2R_RC_N	1	SM	BEAD-PROBE	BPA520
66 63 59	USB3_EXTB_D2R_RC_P	1	SM	BEAD-PROBE	BPA521
66 59 14	USB3_EXTB_R2D_C_N	1	SM	BEAD-PROBE	BPA513
66 59 14	USB3_EXTB_R2D_C_P	1	SM	BEAD-PROBE	BPA512
66 63 59	USB3_EXTB_R2D_N	1	SM	BEAD-PROBE	BPA523
66 63 59	USB3_EXTB_R2D_P	1	SM	BEAD-PROBE	BPA522

Unused nets with offpage

(Nets with offpages not used on this project)

SD_RESET_L	15
XDP_SDCONN_STATE_CHANGE_L	15 16
SD_PWR_EN	15

SYNC_MASTER=MASTER		SYNC_DATE=MASTER	
Project FCT/NC/Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	63 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL. OF MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, MEM_TERM			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL3, ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL3, ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=J43 MLB		SYNC DATE=10/24/2012	
PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 110 OF 120	SHEET 64 OF 73

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU_45S and CPU_27P4S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_AGTL.

Note: CPU_8MIL and CPU_ITP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_8MIL.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_8MIL_2ANY.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_ITP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_ITP_2ANY.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_COMP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_COMP_2SELF and CPU_COMP_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_COMP_2SELF and CPU_COMP_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_VCCSENSE.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_VCCSENSE_2SELF and CPU_VCCSENSE_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_VCCSENSE_2SELF and CPU_VCCSENSE_2OTHER.

PCI-Express Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCIE_80D and CLK_PCIE_80D.

PCIe Clock Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CLK_PCIE.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_PCIE_2SELF and CLK_PCIE_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_PCIE_2SELF and CLK_PCIE_2OTHER.

CPU PCIe Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include PCIE_CPU_TX, PCIE_CPU_RX, PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_TX2RX, PCIE_RX2TX, PCIE_2OTHERHS, PCIE_2OTHER, PCIE_2OTHERHS, PCIE_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_TX2RX, PCIE_RX2TX, PCIE_2OTHERHS, PCIE_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_2OTHERHS, PCIE_2OTHER.

PCH PCIe Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include PCIE_PCH_TX, PCIE_PCH_RX, PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_2OTHERHS, PCIE_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_2OTHERHS, PCIE_2OTHER.

Note: DisplayPort tables are on Page 113

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various electrical constraints like CPU_PECT, PM_SYNC, CPU_COMP, CPU_AGTL, CPU_ITP, CPU_VCCSENSE, etc.

PCIe SSD

DP

Apple Inc. CPU Constraints. Includes drawing number, revision, and page information. Apple logo and 'Apple Inc.' text.

SATA Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for SATA_80D and SATA_ICOMP.

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for UART_45S and UART.

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for PCH_USB_RBBIAS and USB.

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rows for USB3_PCH_TX, USB3_PCH_RX, USB3_TX2TX, USB3_RX2RX, USB3_TX2OTHERTX, USB3_RX2OTHERRX, USB3_TX2RX, USB3_RX2TX, USB3_2OTHERHS, USB3_2OTHER, USB3_TX2TX, USB3_RX2RX, USB3_TX2OTHERTX, USB3_RX2OTHERRX, USB3_TX2RX, USB3_RX2TX, USB3_2OTHERHS, USB3_2OTHER.

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, SPACING. Lists various nets like PCH_SATA_ICOMP, USB_HUB1_UP, USB_BT, USB_TPAD, TPAD_SPI_MOSI, USB_EXTB, USB_EXTB_RX, USB3_SD_RX, PCH_USB_RBBIAS, etc.

USB Hucopyb nets

TP SPI nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

Metadata box containing: SYNC MASTER=CLEAN J41, SYNC DATE=11/13/2012, PCH Constraints 1, Apple Inc. logo, DRAWING NUMBER <SCH_NUM> D, REVISION <E4LABEL>, NOTICE OF PROPRIETARY PROPERTY, THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC., I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE, 112 OF 120, 66 OF 73.

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC_45S and CLK_LPC_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK_LPC.

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SMB_45S_R_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_SLOW_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

XDP Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes PCH_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes PCH_ITP.

DisplayPort

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes DP_80D.

Two tables with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DP_2DP, DP_2OTHERHS, DP_2OTHER, DP_AUX.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include DP_TX.

System Clock Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK_SLOW_45S and CLK_25M_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_SLOW and CLK_25M.

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various electrical constraints like LPC_AD, SMBUS_PCH_CLK, HDA_BIT_CLK, etc.

Clock Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists clock net properties like SYSCLK_CLK32K_RTC, SYSCLK_CLK25M_SB, etc.

Metadata block containing: SYNC MASTER=J43 MLB, SYNC DATE=09/14/2012, PCH Constraints 2, Apple Inc. logo, drawing number, revision, branch, page 113 of 120, sheet 67 of 73, and a notice of proprietary property.

Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW_ROUTE_ON_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_40S, MEM_50S, MEM_70D, MEM_73D.

Spacing Rule Sets

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_DATA2SELF, MEM_DATA2OTHERMEM, MEM_DQS2OWNDATA, MEM_CMD2CMD, MEM_CMD2CTRL, MEM_CTRL2CTRL, MEM_CLK2CLK, MEM_2OTHERMEM, MEM_2PWR, MEM_2GND, MEM_2OTHER.

Memory to Power Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_PWR, MEM_*

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include MEM_70D, MEM_TERM, MEM_73D, MEM_40S, MEM_TERM, MEM_50S.

Memory to GND Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include GND, MEM_*

Memory Bus Spacing Group Assignments

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DQS_0 to MEM_A_DQS_7, MEM_B_DQS_0 to MEM_B_DQS_7.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DQS_0 to MEM_A_DQS_7, MEM_B_DQS_0 to MEM_B_DQS_7.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_*_DATA_*

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DATA_0 to MEM_A_DATA_7, MEM_B_DATA_0 to MEM_B_DATA_7.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_*

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DATA_0 to MEM_A_DATA_7, MEM_B_DATA_0 to MEM_B_DATA_7.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CMD, MEM_CTRL

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DATA_0 to MEM_A_DATA_7, MEM_B_DATA_0 to MEM_B_DATA_7.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DATA_0 to MEM_A_DATA_7, MEM_B_DATA_0 to MEM_B_DATA_7.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_*

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DATA_0 to MEM_A_DATA_7, MEM_B_DATA_0 to MEM_B_DATA_7.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_*

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DATA_0 to MEM_A_DATA_7, MEM_B_DATA_0 to MEM_B_DATA_7.

Memory Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Rows include MEM_A_CLK0 to MEM_A_DQS7, MEM_B_CLK0 to MEM_B_DQS7, MEM_PWR, MEM_VREFCA, MEM_VREFDO.

Apple Inc. logo and title 'Memory Constraints'. Includes drawing number, revision, branch, and page information (114 OF 120, 68 OF 73).

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C P<1..0>	25 28
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C N<1..0>	25 28
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D P<1..0>	28
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D N<1..0>	28
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>	25 28
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C N<1>	25 28
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C P<3>	25 28
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>	25 28
	DP_80D	DP_TX	DP TBTPA ML P<3..1:2>	28
	DP_80D	DP_TX	DP TBTPA ML N<3..1:2>	28
	DP_80D	DP_TX	DP A LSX ML P<1>	28
	DP_80D	DP_TX	DP A LSX ML N<1>	28
	TBTDE_80D	TBTDR_RX	TBT A D2R C P<1..0>	28
	TBTDE_80D	TBTDR_RX	TBT A D2R C N<1..0>	28
	TBTDE_80D	TBTDR_RX	TBT A D2R P<1>	25 28
	TBTDE_80D	TBTDR_RX	TBT A D2R N<1>	25 28
	TBTDE_80D	TBTDR_RX	TBT A D2R P<0>	25 28
	TBTDE_80D	TBTDR_RX	TBT A D2R N<0>	25 28
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P	25 28
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N	25 28
	DP_80D	DP_AUX	DP TBTPA AUXCH P	28
	DP_80D	DP_AUX	DP TBTPA AUXCH N	28
	DP_80D	DP_AUX	DP A AUXCH DDC P	28
	DP_80D	DP_AUX	DP A AUXCH DDC N	28
	TBTDE_80D	TBTDR_RX	TBT A D2R1 AUXDDC P	28
	TBTDE_80D	TBTDR_RX	TBT A D2R1 AUXDDC N	28
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C P<1..0>	62
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C N<1..0>	62
	TBTDE_80D	TBTDR_TX	TBT B R2D P<1..0>	62
	TBTDE_80D	TBTDR_TX	TBT B R2D N<1..0>	62
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CP<3..1:2>	62
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CN<3..1:2>	62
	DP_80D	DP_TX	DP TBTPB ML P<3..1:2>	62
	DP_80D	DP_TX	DP TBTPB ML N<3..1:2>	62
	DP_80D	DP_TX	DP B LSX ML P<1>	62
	DP_80D	DP_TX	DP B LSX ML N<1>	62
	TBTDE_80D	TBTDR_RX	TBT B D2R C P<1..0>	62
	TBTDE_80D	TBTDR_RX	TBT B D2R C N<1..0>	62
	TBTDE_80D	TBTDR_RX	TBT B D2R P<1..0>	62
	TBTDE_80D	TBTDR_RX	TBT B D2R N<1..0>	62
TBT_B_D2R	DP_80D	DP_AUX	NC DP TBTPB AUXCH CP	25 62
TBT_B_D2R	DP_80D	DP_AUX	NC DP TBTPB AUXCH CN	25 62
	DP_80D	DP_AUX	DP TBTPB AUXCH P	62
	DP_80D	DP_AUX	DP TBTPB AUXCH N	62
	DP_80D	DP_AUX	DP B AUXCH DDC P	62
	DP_80D	DP_AUX	DP B AUXCH DDC N	62
	TBTDE_80D	TBTDR_RX	TBT B D2R1 AUXDDC P	62
	TBTDE_80D	TBTDR_RX	TBT B D2R1 AUXDDC N	62

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
	DP_80D	DP_TX	DP TBTSRC ML C P<3..0>	25
	DP_80D	DP_TX	DP TBTSRC ML C N<3..0>	25
	DP_80D	DP_AUX	DP TBTSRC AUXCH C P	25
	DP_80D	DP_AUX	DP TBTSRC AUXCH C N	25
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK	25
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI	25
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO	25
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L	25

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012

Thunderbolt Constraints

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 115 OF 120
 SHEET: 69 OF 73

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK N
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CKE
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CS L
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM RAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM WE L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM CAM A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN N
		S2_MEM_PWR	PP1V35 CAM
		S2_MEM_PWR	PP0V675 CAM VREF
		S2_MEM_PWR	PP0V675 MEM CAM VREFCA
		S2_MEM_PWR	PP0V675 MEM CAM VREFDO

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012

Camera Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 116 OF 120
 SHEET: 70 OF 73


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2TO1_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SCL	35 38 58
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SDA	35 38 58
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	14 32 35 38 41 42 62 67
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	14 32 35 38 41 42 62 67
SMBUS_SMC_2_S3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SCL	35 38 59 63
SMBUS_SMC_2_S3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SDA	35 38 59 63
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SCL	34 35 38 42 62
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SDA	34 35 38 42 62
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL	35 38 46 48 62
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA	35 38 46 48 62

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_P	48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_N	48
	2TO1_DIFFPAIR		CHGR_CSI_R_P	48
	2TO1_DIFFPAIR		CHGR_CSI_R_N	48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_P	48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_N	48
	2TO1_DIFFPAIR		CHGR_CSO_R_P	41 48
	2TO1_DIFFPAIR		CHGR_CSO_R_N	41 48

SYNC_MASTER=CHINMAY_J41		SYNC_DATE=09/13/2012	
SMC Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	117 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	71 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

J11/J13 Specific Net Properties

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	=1T01_DIFFPAIR	0.200 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	=1T01_DIFFPAIR	0.300 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 N 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R N 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 N 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS N 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT THMSNS D3 P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT THMSNS D3 N 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS D2 P 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS D2 N 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THMSNS D2 P 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THMSNS D2 N 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS N 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS P 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 P 40 50
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 N 40 50
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS2 P 40 50
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS2 N 40 50
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 P R 40 41
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 N R 40 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISUM R P 40
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISUM R N 40
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS CPUDDR P 40
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS CPUDDR N 40
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3S5 N 40
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3S5 P 40
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3 S0 P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3 S0 N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS CAMERA P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS CAMERA N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3 S0 N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3 S0 P 39
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS 1V05 S0 P 40 53
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS 1V05 S0 N 40 53
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS BMON GAIN P 39 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS BMON GAIN N 39 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING N 39 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING P 39 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V2 S3 N 39 51
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V2 S3 P 39 51
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS PANEL N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS PANEL P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS GAIN N 41 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS GAIN P 41 42
AUD DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR P 45 59 63
AUD DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR N 45 59 63
	1T01_DIFFPAIR	AUDIO	MAX98300 R P 45
	1T01_DIFFPAIR	AUDIO	MAX98300 R N 45
SPKR OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT P 45 62
SPKR OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT N 45 62
	SB_POWER		PP3V3 S5 5 11 13 15 16 17 18 28 29 40 52
	SB_POWER		PP3V3 S0 5 11 13 15 16 17 18 28 29 40 52
	GND		GND

SYNC MASTER=J43 MLB SYNC DATE=09/13/2012

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 118 OF 120
 SHEET: 72 OF 73

Change List:

<rdar://component/508389>	J41 HW EE Schematic	Proto 0
<rdar://component/512995>	J41 HW EE Schematic	Pre Proto 1
<rdar://component/508412>	J41 HW EE Schematic	Proto 1
<rdar://component/508413>	J41 HW EE Schematic	EVT
<rdar://component/508414>	J41 HW EE Schematic	DVT

Kismet:

afp://kismet.apple.com/Kismet-Projects/J41-J43

Useful Wiki Links:


Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>
 Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

MobileMac HW Radar:

<rdar://component/497591>	MobileMac HW	Task
<rdar://component/497587>	MobileMac HW	Schematic
<rdar://component/497585>	MobileMac HW	New Bugs
<rdar://component/497588>	MobileMac HW	Layout
<rdar://component/497590>	MobileMac HW	Investigation
<rdar://component/497589>	MobileMac HW	Architecture

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Reference			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	120 OF 120	
	SHEET	73 OF 73	