

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J41 MLB SCHEMATIC 6.6.0

DVT

4/09/13

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	(..cna)	Contents	Sync	Date	Page	(..cna)	Contents	Sync	Date
1	1	Table of Contents	MASTER	MASTER	36	51	SMC Shared Support	WILL_J43	12/17/2012
2	2	BOM Configuration	J43_MLB	01/17/2013	37	52	SMC Project Support	J43_MLB	02/20/2013
3	3	BOM Variants	MASTER	MASTER	38	53	SMBus Connections	J43_MLB	09/28/2012
4	4	PD Parts	MASTER	MASTER	39	54	High Side Current Sensing	SID_J41	02/26/2013
5	5	CPU GFX/NCTF/RSVD	WILL_J43	09/13/2012	40	55	Voltage & Load Side Current Sensing	SID_J41	02/26/2013
6	6	CPU Misc/JTAG/CFG/RSVD	WILL_J43	09/13/2012	41	56	Debug Sensors 1	SID_J41	02/20/2013
7	7	CPU DDR3/LPDDR3 Interfaces	WILL_J43	09/13/2012	42	58	Thermal Sensors	J43_MLB	09/13/2012
8	8	CPU/PCH POWER	J43_MLB	10/02/2012	43	60	Fan	J43_MLB	12/13/2010
9	9	CPU/PCH GROUNDS	J43_MLB	01/11/2013	44	61	LPC+SPI Debug Connector	K21_MLB	09/04/2012
10	10	CPU Decoupling	LABEL_J41	09/13/2012	45	64	Audio: Speaker Amp	J43_MLB	MASTER
11	12	PCH Decoupling	WILL_J43	12/17/2012	46	69	Battery Connector & Hall Effect	MASTER	09/13/2012
12	13	PCH Audio/JTAG/SATA/CLK	WILL_J43	02/20/2013	47	70	DC-In & G3H Supply	J43_MLB	09/14/2012
13	14	PCH PM/PCI/GFX	J43_MLB	09/13/2012	48	71	PBus Supply & Battery Charger	J43_MLB	10/09/2012
14	15	PCH PCIe/USB/LPC/SPI/SMBus	WILL_J43	01/14/2013	49	72	CPU VR12.6 VCC Regulator IC	J43_MLB	09/21/2012
15	16	PCH GPIO/MISC/LPIO	WILL_J43	12/17/2012	50	73	CPU VR12.5 VCC Power Stage	J43_MLB	09/17/2012
16	18	CPU/PCH Merged XDP	WILL_J43	01/09/2013	51	74	LPDDR3 Supply	J43_MLB	10/02/2012
17	19	Chipset Support	J43_MLB1	01/17/2013	52	75	5V S4RS3 / 3.3V S5 Power Supply	J43_MLB	09/10/2012
18	20	Project Chipset Support	J43_MLB	02/04/2013	53	76	1.05V S0 Power Supply	J43_MLB	09/13/2012
19	22	DDR3 VREF MARGINING	WILL_J43	07/16/2012	54	77	LCD/KBD Backlight Driver	J43_MLB	10/04/2012
20	23	LPDDR3 DRAM Channel A (0-31)	MASTER	MASTER	55	78	Misc Power Supplies	J43_MLB	10/04/2012
21	24	LPDDR3 DRAM Channel A (32-63)	MASTER	MASTER	56	80	Power FETs	J43_MLB	09/16/2012
22	25	LPDDR3 DRAM Channel B (0-31)	MASTER	MASTER	57	81	Power Control	J43_MLB	09/11/2012
23	26	LPDDR3 DRAM Channel B (32-63)	MASTER	MASTER	58	83	Internal DisplayPort Connector	J43_MLB	11/13/2012
24	27	LPDDR3 DRAM Termination	J43_MLB	01/29/2013	59	95	LIO Connector	CLEAN_J41	12/17/2012
25	28	Thunderbolt Host (1 of 2)	WILL_J43	07/16/2012	60	100	Power Aliases	WILL_J43	MASTER
26	29	Thunderbolt Host (2 of 2)	J15_MLB	12/17/2012	61	102	Signal Aliases	MASTER	12/17/2012
27	30	TBT Power Support	WILL_J43	09/04/2012	62	104	Func Test / No Test	WILL_J43	MASTER
28	32	Thunderbolt Connector A	J43_MLB	10/02/2012	63	105	Project FCT/NC/Aliases	MASTER	10/24/2012
29	35	Wireless Connector	J43_MLB	02/20/2013	64	110	PCB Rule Definitions	J43_MLB	09/21/2012
30	37	SSD Connector	J43_MLB	01/09/2013	65	111	CPU Constraints	J43_MLB	11/13/2012
31	39	Camera 1 of 2	J43_MLB1	09/14/2012	66	112	PCH Constraints 1	CLEAN_J41	09/14/2012
32	40	Camera 2 of 2	J43_MLB	02/20/2013	67	113	PCH Constraints 2	J43_MLB	09/07/2012
33	46	External A USB3 Connector	J43_MLB	01/17/2013	68	114	Memory Constraints	CHINMAY_J41	09/07/2012
34	48	IPD Connector	J43_MLB	12/17/2012	69	115	Thunderbolt Constraints	CHINMAY_J41	09/07/2012
35	50	SMC	WILL_J43	09/13/2012	70	116	Camera Constraints	CHINMAY_J41	09/13/2012
					71	117	SMC Constraints	CHINMAY_J41	09/13/2012
					72	118	Project Specific Constraints	J43_MLB	MASTER
					73	120	Reference	MASTER	

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9795	1	SCHEM,MLB,J41	SCH	CRITICAL	
820-3435	1	PCBF,MLB,J41	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE <PART_DESCRIPTION>		DRAWING NUMBER <SCH_NUM>	SIZE D
Apple Inc.		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 1 OF 120	
		SHEET 1 OF 73	

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE, COMMON, MLB_MISC, MLB_DEBUG: ENG, MLB_PROGPARTS
MLB_MISC	PP5V5_DCIN:NO, TBTHV:P15V, EDP, CAM_XTAL:NO, CAM_WAKE:NO, APCLKRQ:ISOL, TPAD_INTWAKE:SHARED, USB_PWR:S3, SD_ON_MLB, VCORE_FETS
MLB_DEVEL: ENG	ALTERNATE, BKLT: ENG, XDP_CONN, DDRVREF_DAC, S0PGOOD_ISL, DBGLED, ISNS: ENG
MLB_DEVEL: PVT	XDP_CONN
MLB_DEBUG: ENG	DEVEL_BOM, XDP, LPCPLUS
MLB_DEBUG: PVT	DEVEL_BOM, BKLT: PROD, XDP, LPCPLUS, ISNS: PROD
MLB_DEBUG: PROD	BKLT: PROD, LPCPLUS, XDP, ISNS: PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS: ENG	CPU_ML_SNS:YES, CPUV_ML_SNS:YES, DRAM_ML_SNS:YES, P1V05_ML_SNS:NO, AIRPORT_ML_SNS:YES, SSD_ML_SNS:YES, LCOBELT_ML_SNS:YES, P3V15_ML_SNS:YES, P3V30_ML_SNS:NO, OTHER_ML_SNS:NO, CAM_ML_SNS:YES, CPUVDR_ML_SNS:NO, PANEL_ML_SNS:YES
ISNS: PROD	CPU_ML_SNS:YES, CPUV_ML_SNS:YES, DRAM_ML_SNS:YES, P1V05_ML_SNS:NO, AIRPORT_ML_SNS:NO, SSD_ML_SNS:YES, LCOBELT_ML_SNS:NO, P3V15_ML_SNS:NO, P3V30_ML_SNS:NO, OTHER_ML_SNS:NO, CAM_ML_SNS:NO, CPUVDR_ML_SNS:NO, PANEL_ML_SNS:NO

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_4GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:ELPIDA_4GB
DDR3:ELPIDA_8GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:ELPIDA_8GB
DDR3:MICRON_4GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:MICRON_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0865	1	EEPROM, 256KBIT, SPI, 5MHZ, 1.8V, 2X3QFN	U2890	CRITICAL	TBTROM:BLANK
341S3802	1	IC, EEPROM, C/S (V23.4) EVT, J41/J41	U2890	CRITICAL	TBTROM:PROG
338S1159	1	IC, BMC12-A3, 40MHZ/50MHZ MCU, 9X9, 157BGA	U5000	CRITICAL	SMC:BLANK
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8K6X0.8	U6100	CRITICAL	BOOTROM_MAC:BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8K6X0.8	U6100	CRITICAL	BOOTROM_NUM:BLANK
341S3809	1	IC, EFI ROM (V0071) DVT, J41/J43	U6100	CRITICAL	BOOTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4525	1	HSW, SR16M, PRQ, CO, 1.3, 15W, 2+3, 1.0, 3M, BGA	U0500	CRITICAL	CPU:1.3GHZ
337S4526	1	HSW, SR16L, PRQ, CO, 1.4, 15W, 2+3, 1.1, 3M, BGA	U0500	CRITICAL	CPU:1.4GHZ
337S4528	1	HSW, SR16H, PRQ, CO, 1.7, 15W, 2+3, 1.1, 4M, BGA	U0500	CRITICAL	CPU:1.7GHZ
338S1113	1	IC, TWT, CR-4C, B1, PRQ, C10, 288, 12X12 FC-CSP	U2800	CRITICAL	
338S1186	1	IC, BCM15700A2, S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
607-6811	1	ASSEMBLY, SUBASSY, PCBA, HALL EFFECT, K99	J6955	CRITICAL	J41_MLB
946-3892	1	J11/J13 MLB DYNAMX ADHESIVE 29993-SC 0.4G	GLUE	CRITICAL	
825-7670	1	LABEL, TEXT, MLB, K21/K78	LABEL		
376S0964	2	MOSFET, N-CH, 25V, 30A, 9.6M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET:REN
376S1104	2	MOSFET, N-CH, 25V, 30A, 6.1M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET:REN
376S1173	2	MOSFET, N-CH, 30V, 15.3A, 12M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET:VSHY
376S1174	2	MOSFET, N-CH, 30V, 22A, 6.0M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET:VSHY
900-0090	1		SOLDERPASTE	CRITICAL	

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0681	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0676	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0680	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0678	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0666	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0679	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:MICRON_4GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Toshiba alt for Diodes dual
376S1129	376S0855		ALL	NEC alt for Diodes dual
376S1089	376S1128		ALL	NEC alt for Diodes single
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
152S0586	152S1301		ALL	Dale/Vishay alt to Cytac
372S0186	372S0185		ALL	NEC alt to Diodes
197S0479	197S0478		ALL	200W Epsom alt to NEC
376S1053	376S0604		ALL	Diodes alt to Fairchild
371S0713	371S0558		ALL	Diodes alt to ST Micro
128S0371	128S0376		ALL	Kemet alt to Sanyo
128S0394	128S0415		ALL	NEC alt to Sanyo
152S1821	152S1757		ALL	Cytac alt to NEC
197S0480	197S0343		ALL	NEC crystal alt to TSC
197S0481	197S0343		ALL	Epsom crystal alt to TSC
107S0254	107S0241		ALL	Cytac sense R alt to TFF
353S3452	353S1286		ALL	Maxim alt to Microchip
128S0386	128S0284		ALL	Kemet alt to Sanyo
128S0397	128S0325		ALL	Kemet alt to Sanyo
377S0155	377S0104		ALL	Onsemi alt to Infineon
128S0398	128S0220		ALL	Kemet alt to Sanyo
197S0542	197S0544		ALL	NEC alt to TSC
197S0545	197S0544		ALL	Epsom alt to TSC
138S0681	138S0638		ALL	Taiyo alt to Samsung
138S0841	138S0638		ALL	Murata alt to Samsung
376S1180	376S0761		ALL	Beneas alt to Vishay
152S1876	152S1804		ALL	TK alt to Toko
107S0255	107S0240		ALL	Cytac alt to TFF
107S0250	107S0248		ALL	Cytac alt to TFF

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1

SYNC MASTER=J43_MLB SYNC DATE=01/17/2013

PAGE TITLE

BOM Configuration

Apple Inc. DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

NOTICE OF PROPRIETARY PROPERTY: BRANCH <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE PAGE 2 OF 120

II NOT TO REPRODUCE OR COPY IT PAGE 2 OF 73

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-4118	PCBA,MLB,BEST,HY 4GB,J41:	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_4GB
639-4274	PCBA,MLB,BEST,HY 8GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_8GB
639-4275	PCBA,MLB,BEST,EL 4GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_4GB
639-4276	PCBA,MLB,BEST,EL 8GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_8GB
639-4702	PCBA,MLB,BEST,MI 4GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:MICRON_4GB
639-4434	PCBA,MLB,BETTER,HY 4GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4435	PCBA,MLB,BETTER,HY 8GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4436	PCBA,MLB,BETTER,EL 4GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4437	PCBA,MLB,BETTER,EL 8GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4703	PCBA,MLB,BETTER,MI 4GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
685-0024	CMN PTS,PCBA,MLB,J41	MLB_COMMON,J41_MLB
985-0017	J41 MLB DEVELOPMENT BOM	MLB_DEVEL:ENG
685-0062	VCORE FET,REN,J41	VCORE_FET:REN
685-0063	VCORE FET,VSHY,J41	VCORE_FET:VSHY

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0062	685-0063		ALL	Renesas alt to Vishay

333S0704	333S0700		ALL	Elpida CM DRAM alt to Hynix
----------	----------	--	-----	-----------------------------

BOM Groups


BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3757	1	IC,SMC-A3 SCPL,EXT,V22.12A18,PROTO 1,J41	U5000	CRITICAL	SMC:PROG

Sub-BOMs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
985-0017	1	J41 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
685-0024	1	CMN PTS,PCBA,MLB,J41	CMNPTS	CRITICAL	MLB_CMNPTS
685-0063	1	VCORE FET,VSHY,J41	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=MASTER		SYNC DATE=MASTER	
BOM Variants			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	3 OF 120
		SHEET	3 OF 73


PD Module Parts

806-5107	1	CAN, TOPSIDE, ALT, J41/J43	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN, TOPSIDE, COVER, ALT, J41/J43	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN, TBT, J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, J11/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN, MDP, J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD, USB, MLB, J11/J13	USBCAN	CRITICAL	
725-1792	1	INSULATOR, CPU, J41/J43	CPU_INSULATOR	CRITICAL	


CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins


DisplayPort Pogo



USB/SD Card Pogo



Can Slots



PAGE TITLE		SYNC MASTER=MASTER		SYNC DATE=MASTER	
PD Parts					
		DRAWING NUMBER		SIZE	
		<SCH_NUM>		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		<E4LABEL>		<BRANCH>	
		PAGE		SHEET	
		4 OF 120		4 OF 73	

D

C

B




A

D

C

B


A



SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
CPU GFX/NCTF/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	5 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	5 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

D




C


C

B

B



CFG<10>:SAFE MODE BOOT 1 = NORMAL OPERATION 0 = POWER FEATURES NOT ACTIVE
 CFG<9> :NO SVID-CAPABLE VR 1 = VR SUPPORTS SVID 0 = VR DOES NOT SUPPORT SVID
 CFG<8> :ALLOW NOA ON LOCKED UNITS 1 = NORMAL OPERATION 0 = NOA ALWAYS UNLOCKED
 CFG<4> :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
 CFG<1> :PCH-LESS MODE 1 = NORMAL OPERATION 0 = PCH-LESS MODE
 CFG<0> :RESET SEQUENCE STALL 1 = NORMAL OPERATION 0 = STALL AFTER PCU PLL LOCK



NOTE: Pre-ES2 CPUs have issue with Sx cycling, must set CFG<9> low to avoid issue, but this locks CPU VR at 1.7V Vboot (CPU Sighting #4391569).

A

A


SYNC MASTER=WILL J43 SYNC DATE=09/13/2012

CPU Misc/JTAG/CFG/RSVD


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> D
 REVISION <E4LABEL>
 BRANCH <BRANCH>
 PAGE 6 OF 120
 SHEET 6 OF 73



SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
CPU DDR3/LPDDR3 Interfaces			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	7 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	7 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		DRAWING NUMBER		SIZE	
CPU/PCH GROUNDS		<SCH_NUM>		D	
Apple Inc.		REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		9 OF 120	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		9 OF 73	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

8

7

6

5

4

3

2


1

All Intel recommendations from Intel doc #503160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 1.0 unless stated otherwise

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


62 60 50 40 8 PPVCC_S0_CPU




CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603
Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

40 PPVMEMIO_S0_CPU




DRAWING NUMBER		DRAWING TITLE	
<SCH_NUM>		CPU Decoupling	
REVISION		Apple Inc.	
<E4LABEL>		NOTICE OF PROPRIETARY PROPERTY:	
<BRANCH>		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
PAGE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
10 OF 120		II NOT TO REPRODUCE OR COPY IT	
SHEET		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
10 OF 73		IV ALL RIGHTS RESERVED	



LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srinii, dated 9/10/2012 2:11pm.

SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
PCH Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	12 OF 120
		SHEET	11 OF 73




SYNC MASTER=WILL_J43 SYNC DATE=12/17/2012

PCH Audio/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	13 OF 120
SHEET	12 OF 73

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED



SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0.


SYNC_MASTER=J43_MLB SYNC_DATE=02/20/2013

PCH PM/PCI/GFX

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 14 OF 120
SHEET: 13 OF 73

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



SYNC MASTER=WILL J43 SYNC DATE=09/13/2012

PAGE TITLE: PCH PCIe/USB/LPC/SPI/SMBus

DRAWING NUMBER: <SCH_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 15 OF 120

SHEET: 14 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



CRITICAL OMIT TABLE

U0500	HASWELL-ULT
2C+GT2	BGA-TSP
SYM 10 OF 19	
BMBUSY*/GPIO76	
LAN_PHY_PWR_CTRL/GPIO12	
GPIO15 (IPD-RSMRST#)	
GPIO16	
GPIO17	
GPIO24	
GPIO27 (IPD-DeepSx)	
GPIO28	
GPIO26	
GPIO56	
GPIO57	
GPIO58	
GPIO59	
GPIO44	
GPIO47	
GPIO48	
GPIO49	
GPIO50	
GPIO13	HSIOPC/GPIO71
GPIO14	
GPIO25	
GPIO45	
GPIO46	
GPIO9	
GPIO10	
DEVSLP0*/GPIO33	
SDIO_POWER_EN/GPIO70	
DEVSLP1*/GPIO38	
DEVSLP2*/GPIO39	
SPKR/GPIO81 (IPD-PLTRST#)	

Pull-up/down on chipset support page (depends on TBT controller)
 Cactus Ridge: Alias to TBT_CIO_PLUGIN_EVENT, requires pull-down.
 Redwood Ridge: Alias to TBT_CIO_PLUGIN_EVENT_L, requires pull-up (S0).

Pull-up on TBT page
 Requires connection to SMC via 1K series R

R1616 should also be stuffed if platform does not use SD card

SYNC MASTER=WILL J43		SYNC DATE=01/14/2013	
PCH GPIO/MISC/LPIO			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: <small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</small>		BRANCH	
		<BRANCH>	
		PAGE	16 OF 120
		SHEET	15 OF 73

System RTC Power Source & 32kHz / 25MHz Clock Generator


Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)


PP3V42 G3H
Coin-Cell: VBAT (300-ohm & 10uF RC)
No Coin-Cell: 3.42V G3Hot
PP3V3 S5
Coin-Cell & G3Hot: 3.42V G3Hot
Coin-Cell & No G3Hot: 3.3V S5
No Coin-Cell: 3.3V S5

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.


CAM XTAL Power
TBT XTAL Power




PCH 24MHz Crystal



PCH 24MHz Outputs




PCH Reset Button




Memory VTT Enable Level-Shifter


CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




PCH ME Disable Strap



VCCST (1.05V S0) PWRGD




PCH PWROK Generation




PAGE TITLE		SYNC MASTER=J43 MLB1		SYNC DATE=01/09/2013	
Chipset Support					
Apple Inc.		DRAWING NUMBER		SIZE	
		<SCH_NUM>		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		<E4LABEL>		<BRANCH>	
		PAGE		SHEET	
		19 OF 120		17 OF 73	

Platform Reset Connections




GreenCLK 25MHz Power




DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface. DP++ spec violation, should remove!




Thunderbolt Pull-up/downs

Cactus Ridge GO2SX signal pulled-up to SUS rail




Power State Debug LEDs

(For development only)




TBT Aliases




RAM Configuration Straps

Pull-downs for chip-down RAM systems



LPDDR3 Alias Support



SYNC MASTER=J43 MLB SYNC DATE=01/17/2013

Project Chipset Support

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 20 OF 120

SHEET: 18 OF 73

Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 - DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during DAC margining


NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step
 LPDDR3 (1.2V) ???mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT



VRef Dividers

Always used, regardless of margining option.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	0.600V (DAC: 0x2E.5)	0.675V (DAC: 0x34)	1.200V (DAC: 0x5D)	1.343V (DAC: 0x68)	
Margining target:	0.300V - 0.900V (+/- 300mV)	0.337V - 1.013V (+/- 337.5mV)	0.800V - 1.600V (+/- 400mV)	0.972V - 1.714V (+/- 371mV)	
DAC range:	0.000V - 1.199V (0x00 - 0x5D)	0.000V - 1.354V (0x00 - 0x69)	0.000V - 2.397V (0x00 - 0xBA)	0.000V - 2.694V (0x00 - 0xD1)	
Vref current:	+73uA - -73uA (= sourced)	+82uA - -82uA (= sourced)	+21uA - -21uA (= sourced)	+25uA - -25uA (= sourced)	
DAC step size:	6.36mV / step @ output	6.36mV / step @ output	4.28mV / step @ output	3.53mV / step @ output	

SYNC MASTER=WILL_J43 SYNC DATE=02/04/2013


DDR3 VREF MARGINING

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 22 OF 120
 SHEET: 19 OF 73

LPDDR3 CHANNEL A (0-31)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE LPDDR3 DRAM Channel A (0-31)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 23 OF 120		SHEET 20 OF 73	

LPDDR3 CHANNEL A (32-63)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
LPDDR3 DRAM Channel A (32-63)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	24 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	21 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LPDDR3 CHANNEL B (0-31)





SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE LPDDR3 DRAM Channel B (0-31)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 25 OF 120		SHEET 22 OF 73	

LPDDR3 CHANNEL B (32-63)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE LPDDR3 DRAM Channel B (32-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 26 OF 120		SHEET 23 OF 73	

Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK



SYNC MASTER=J43 MLB		SYNC DATE=09/21/2012	
PAGE TITLE LPDDR3 DRAM Termination			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE D
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	27 OF 120	
	SHEET	24 OF 73	



CRITICAL

67 34	PCIE TBT R2D C P<0>	C2800	1	2	16V	PCIE TBT R2D P<0>	AB9	PERP_0
67 34	PCIE TBT R2D C N<0>	C2801	1	2	16V	PCIE TBT R2D N<0>	AA10	PERN_0
67 34	PCIE TBT R2D C P<1>	C2802	1	2	16V	PCIE TBT R2D P<1>	AA12	PERP_1
67 34	PCIE TBT R2D C N<1>	C2803	1	2	16V	PCIE TBT R2D N<1>	AB13	PERN_1
67 34	PCIE TBT R2D C P<2>	C2804	1	2	16V	PCIE TBT R2D P<2>	AB15	PERP_2
67 34	PCIE TBT R2D C N<2>	C2805	1	2	16V	PCIE TBT R2D N<2>	AA16	PERN_2
67 34	PCIE TBT R2D C P<3>	C2806	1	2	16V	PCIE TBT R2D P<3>	AA18	PERP_3
67 34	PCIE TBT R2D C N<3>	C2807	1	2	16V	PCIE TBT R2D N<3>	AB19	PERN_3

MISC

21	TBT PCIE RESET L	R6	PERST_N
21	TBT PWR ON POC RST L	J2	PWR_ON_POC_RSTN
AD23	TP TBT MONDC0	MONDC0	
AC24	TP TBT MONDC1	MONDC1	
W18	TBT MONOBSP	MONOBSP_P	
W16	TBT MONOBSN	MONOBSN_N	
Y7	TP TBT THERM DP	THERMDA	
	Use AA8 GND ball for THERM DN		
R4	TBT SPI MOSI	EE_DI	
P5	TBT SPI MISO	EE_DO	
AD3	TBT SPI CS L	EE_CS_N	
W4	TBT SPI CLK	EE_CLK	

DISPLAYPORT

18 14 15	XDP JTAG ISP TDI	V1	TDI
18 14 15	JTAG TBT TMS	AB3	TMS
18 14 15	XDP JTAG ISP TCK	AA6	TCK
18 14 15	JTAG TBT TDO	R2	TDO
	TBT TEST EN	N4	TEST_EN
	TBT TEST PWR GOOD	AB5	TEST_PWR_GOOD
65 25	DP TBTSNK0 ML P<3>	E14	DPSNK0_3_P
65 25	DP TBTSNK0 ML N<3>	D13	DPSNK0_3_N
65 25	DP TBTSNK0 ML P<2>	E16	DPSNK0_2_P
65 25	DP TBTSNK0 ML N<2>	D15	DPSNK0_2_N
65 25	DP TBTSNK0 ML P<1>	E18	DPSNK0_1_P
65 25	DP TBTSNK0 ML N<1>	D17	DPSNK0_1_N
65 25	DP TBTSNK0 ML P<0>	E20	DPSNK0_0_P
65 25	DP TBTSNK0 ML N<0>	D19	DPSNK0_0_N
65 25	DP TBTSNK0 AUXCH P	A19	DPSNK0_AUX_P
65 25	DP TBTSNK0 AUXCH N	B5	DPSNK0_AUX_N
65 25	DP TBTSNK0 HPD	U6	DPSNK0_HPD

PORTS

65 13	DP TBTSNK0 ML C P<0>	C2820	1	2	10k	DP TBTSNK0 ML P<0>	E14
65 13	DP TBTSNK0 ML C N<0>	C2821	1	2	10k	DP TBTSNK0 ML N<0>	D13
65 13	DP TBTSNK0 ML C P<1>	C2822	1	2	10k	DP TBTSNK0 ML P<1>	E16
65 13	DP TBTSNK0 ML C N<1>	C2823	1	2	10k	DP TBTSNK0 ML N<1>	D15
65 13	DP TBTSNK0 ML C P<2>	C2824	1	2	10k	DP TBTSNK0 ML P<2>	E18
65 13	DP TBTSNK0 ML C N<2>	C2825	1	2	10k	DP TBTSNK0 ML N<2>	D17
65 13	DP TBTSNK0 ML C P<3>	C2826	1	2	10k	DP TBTSNK0 ML P<3>	E20
65 13	DP TBTSNK0 ML C N<3>	C2827	1	2	10k	DP TBTSNK0 ML N<3>	D19
65 13	DP TBTSNK0 AUXCH C P	C2828	1	2	10k	DP TBTSNK0 AUXCH P	A19
65 13	DP TBTSNK0 AUXCH C N	C2829	1	2	10k	DP TBTSNK0 AUXCH N	B5

PORTS

65 18 5	DP TBTSNK1 ML C P<0>	C2830	1	2	10k	DP TBTSNK1 ML P<0>	E6
65 18 5	DP TBTSNK1 ML C N<0>	C2831	1	2	10k	DP TBTSNK1 ML N<0>	D5
65 18 5	DP TBTSNK1 ML C P<1>	C2832	1	2	10k	DP TBTSNK1 ML P<1>	E8
65 18 5	DP TBTSNK1 ML C N<1>	C2833	1	2	10k	DP TBTSNK1 ML N<1>	D7
65 18 5	DP TBTSNK1 ML C P<2>	C2834	1	2	10k	DP TBTSNK1 ML P<2>	E10
65 18 5	DP TBTSNK1 ML C N<2>	C2835	1	2	10k	DP TBTSNK1 ML N<2>	D11
65 18 5	DP TBTSNK1 ML C P<3>	C2836	1	2	10k	DP TBTSNK1 ML P<3>	E12
65 18 5	DP TBTSNK1 ML C N<3>	C2837	1	2	10k	DP TBTSNK1 ML N<3>	D14
65 18 5	DP TBTSNK1 AUXCH C P	C2838	1	2	10k	DP TBTSNK1 AUXCH P	A11
65 18 5	DP TBTSNK1 AUXCH C N	C2839	1	2	10k	DP TBTSNK1 AUXCH N	B3

CRITICAL

AD5	PCIE TBT D2R C P<0>	C2840	1	2	10k	PCIE TBT D2R P<0>	14 67
AD7	PCIE TBT D2R C N<0>	C2841	1	2	10k	PCIE TBT D2R N<0>	14 67
AD9	PCIE TBT D2R C P<1>	C2842	1	2	10k	PCIE TBT D2R P<1>	14 67
AD11	PCIE TBT D2R C N<1>	C2843	1	2	10k	PCIE TBT D2R N<1>	14 67
AD13	PCIE TBT D2R C P<2>	C2844	1	2	10k	PCIE TBT D2R P<2>	14 67
AD15	PCIE TBT D2R C N<2>	C2845	1	2	10k	PCIE TBT D2R N<2>	14 67
AD17	PCIE TBT D2R C P<3>	C2846	1	2	10k	PCIE TBT D2R P<3>	14 67
AD19	PCIE TBT D2R C N<3>	C2847	1	2	10k	PCIE TBT D2R N<3>	14 67

MISC

U20	TBT RSENSE	RSENSE
W20	TBT RBIAS	RBIAS
U4	XNC	NC
PCIE_RST_0_N	TP TBT PCIE RESET0 L	
PCIE_RST_1_N	TP TBT PCIE RESET1 L	
PCIE_RST_2_N	TP TBT PCIE RESET2 L	
PCIE_RST_3_N	TP TBT PCIE RESET3 L	
PCIE_CLKREQ_OD_N	TBT CLKREQ ISOL L	OUT
EN_LC_PWR	TBT EN LC PWR	IN
REFCLK_100_IN_P	PCIE CLK100M TBT P	IN
REFCLK_100_IN_N	PCIE CLK100M TBT N	IN
XTAL_25_IN	SYSCLK CLK25M TBT R	IN
XTAL_25_OUT	TP TBT XTAL25OUT	OUT
TMU_CLK_OUT	TBT TMU CLK OUT	OUT
TMU_CLK_IN	TBT TMU CLK IN	IN
DPSRC_3_P	TP DP TBTSRC ML CP<3>	IN
DPSRC_3_N	TP DP TBTSRC ML CN<3>	IN
DPSRC_2_P	TP DP TBTSRC ML CP<2>	IN
DPSRC_2_N	TP DP TBTSRC ML CN<2>	IN
DPSRC_1_P	NC DP TBTSRC ML CP<1>	IN
DPSRC_1_N	NC DP TBTSRC ML CN<1>	IN
DPSRC_0_P	TP DP TBTSRC ML CP<0>	IN
DPSRC_0_N	TP DP TBTSRC ML CN<0>	IN
DPSRC_AUX_P	NC DP TBTSRC AUXCH CP	IN
DPSRC_AUX_N	NC DP TBTSRC AUXCH CN	IN
DPSRC_HPD_OD	DP TBTSRC HPD	IN

PORTS

GPIO_2/GO2SX	Y1	TBT GO2SX BIDIR	IN
(FORCE_PWR) GPIO_3	W2	TBT PWR EN	IN
GPIO_4/WAKE_N_OD	J4	SMC PME S4 DARK L	IN
GPIO_5/CIO_PLUGIN_EVENT	AA2	TBT CIO PLUG EVENT	IN
GPIO_6/CIO_SDA_OD	AB1	SMBUS PCH DATA	IN
GPIO_7/CIO_SCL_OD	AC2	SMBUS PCH CLK	IN
GPIO_8/EN_CIO_PWR_OD*	P3	(TBT_EN_CIO_PWR_L)	IN
GPIO_9/OK2GO2SX_OD*	M5	TBT GPIO 9	IN
GPIO_14	T3	TBT GPIO 14	IN
GPIO_15	V5	TBT DDC XBAR EN L	IN
R24	NC TBT B R2D CP<0>	IN	
R24	NC TBT B R2D CN<0>	IN	
R22	NC TBT B D2RP<0>	IN	
N22	NC TBT B D2RN<0>	IN	
P1	TBT B CONFIG1 BUF	IN	
H5	TBT B CONFIG2 RC	IN	
W24	NC TBT B R2D CP<1>	IN	
U24	NC TBT B R2D CN<1>	IN	
W22	NC TBT B D2RP<1>	IN	
U22	NC TBT B D2RN<1>	IN	
L6	NC TBT B LSTX	IN	
G6	TBT B LSRX	IN	
A20	DP TBTP ML C P<1>	IN	
B21	DP TBTP ML C N<1>	IN	
A22	DP TBTP ML C P<3>	IN	
B23	DP TBTP ML C N<3>	IN	
D1	NC DP TBTP AUXCH CP	IN	
E2	NC DP TBTP AUXCH CN	IN	
K3	DP TBTP HPD	IN	
M1	TBT B HV EN	IN	
L2	TBT B CIO_SEL	IN	
L4	TBT B DP_PWRDN	IN	

PORTS

PA_CIO0_TX_P/DP_SRC_0_P	PB_CIO2_TX_P/DP_SRC_0_P	PA_CIO0_TX_N/DP_SRC_0_N	PB_CIO2_TX_N/DP_SRC_0_N
PA_CIO0_RX_P	PB_CIO2_RX_P	PA_CIO0_RX_N	PB_CIO2_RX_N
PA_CONFIG1/CIO_0_LSEO	PB_CONFIG1/CIO_2_LSEO	PA_CONFIG2/CIO_0_LS0E	PB_CONFIG2/CIO_2_LS0E
PA_CIO1_TX_P/DP_SRC_2_P	PB_CIO3_TX_P/DP_SRC_2_P	PA_CIO1_TX_N/DP_SRC_2_N	PB_CIO3_TX_N/DP_SRC_2_N
PA_CIO1_RX_P	PB_CIO3_RX_P	PA_CIO1_RX_N	PB_CIO3_RX_N
PA_LSTX/CIO_1_LSEO	PB_LSTX/CIO_3_LSEO	PA_LSRX/CIO_1_LS0E	PB_LSRX/CIO_3_LS0E
PA_DPSRC_1_P	PB_DPSRC_1_P	PA_DPSRC_1_N	PB_DPSRC_1_N
PA_DPSRC_3_P	PB_DPSRC_3_P	PA_DPSRC_3_N	PB_DPSRC_3_N
PA_AUX_P	PB_AUX_P	PA_AUX_N	PB_AUX_N
PA_DPSRC_HPD	PB_DPSRC_HPD		
GPIO_0/PA_HV_EN/BYP0	GPIO_1/PB_HV_EN/BYP0	GPIO_10/PA_CIO_SEL/BYP1	GPIO_11/PB_CIO_SEL/BYP1
GPIO_12/PA_DP_PWRDN/BYP2	GPIO_13/PB_DP_PWRDN/BYP2		

PORTS

PA_CIO0_TX_P/DP_SRC_0_P	PB_CIO2_TX_P/DP_SRC_0_P	PA_CIO0_TX_N/DP_SRC_0_N	PB_CIO2_TX_N/DP_SRC_0_N
PA_CIO0_RX_P	PB_CIO2_RX_P	PA_CIO0_RX_N	PB_CIO2_RX_N
PA_CONFIG1/CIO_0_LSEO	PB_CONFIG1/CIO_2_LSEO	PA_CONFIG2/CIO_0_LS0E	PB_CONFIG2/CIO_2_LS0E
PA_CIO1_TX_P/DP_SRC_2_P	PB_CIO3_TX_P/DP_SRC_2_P	PA_CIO1_TX_N/DP_SRC_2_N	PB_CIO3_TX_N/DP_SRC_2_N
PA_CIO1_RX_P	PB_CIO3_RX_P	PA_CIO1_RX_N	PB_CIO3_RX_N
PA_LSTX/CIO_1_LSEO	PB_LSTX/CIO_3_LSEO	PA_LSRX/CIO_1_LS0E	PB_LSRX/CIO_3_LS0E
PA_DPSRC_1_P	PB_DPSRC_1_P	PA_DPSRC_1_N	PB_DPSRC_1_N
PA_DPSRC_3_P	PB_DPSRC_3_P	PA_DPSRC_3_N	PB_DPSRC_3_N
PA_AUX_P	PB_AUX_P	PA_AUX_N	PB_AUX_N
PA_DPSRC_HPD	PB_DPSRC_HPD		
GPIO_0/PA_HV_EN/BYP0	GPIO_1/PB_HV_EN/BYP0	GPIO_10/PA_CIO_SEL/BYP1	GPIO_11/PB_CIO_SEL/BYP1
GPIO_12/PA_DP_PWRDN/BYP2	GPIO_13/PB_DP_PWRDN/BYP2		

NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

Divides 3.3V to 1.8V

R2881 for CYA, allows separation of GPIO_2/GPIO_9 if necessary. Stuff one of R2881/2.

TBT EN CIO PWR L MAKE_BASE=TRUE

TBT EN CIO PWR L MAKE_BASE=TRUE

TBT EN CIO PWR L MAKE_BASE=TRUE

SYNC MASTER=WILL J43 SYNC DATE=01/29/2013


Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH NUM> D
 REVISION <E4LABEL>
 BRANCH <BRANCH>
 PAGE 28 OF 120
 SHEET 25 OF 73

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.



62 60 27 PP1V05 TBTLIC
 ??? mW (Single Port)
 250 mW (Dual Port)
 EDP: 1600 mA

PP1V05 TBTCIO 27 60 62
 ??? mW (Single-Port)
 2700 mW (Dual-Port)
 EDP: 1100 mA

PP3V3 TBTLIC 15 17 25 27 60 62
 ??? mW (Single-Port)
 250 mW (Dual-Port)
 EDP: 50 mA

PP3V3 S4 TBTPWR 25 27 28 60
 EDP: 10 mA

EDP numbers are from 12/22/2011 email from Haim Lustig (Intel) to Paul Baker (Apple)
 Power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=J15 MLB		SYNC DATE=07/16/2012	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	26 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)
 - =PP3V3_TBT_P3V3TBTFTET (3.3V FET Input)
 - =PP3V3_TBT_FET (3.3V FET Output)
 - =PP3V3_S0_TBTTPWRCTL
 - =PP1V05_TBT_P1V05TBTFTET (1.05V FET Input)
 - =PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 (NONE)


TBT 15V Boost Regulator




Supervisor & CLKREQ# Isolation




TBT "POC" Power-up Reset




3.3V TBT "LC" Switch



1.05V TBT "LC" Switch



1.05V TBT "CIO" Switch




SYNC MASTER=WILL_J43 SYNC DATE=12/17/2012

TBT Power Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	30 OF 120
SHEET	27 OF 73



3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max


AIRPORT

Supervisor & CLKREQ# Isolation
Delay = 130 ms +/- 20%


PCIe Wake Muxing

BLUETOOTH

SYNC MASTER=J43 MLB		SYNC DATE=10/02/2012	
PAGE TITLE			
Wireless Connector		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	35 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	29 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
SSD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 120
		SHEET	30 OF 73



Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

SYNCH_MASTER=U43_MLB1 SYNC_DATE=01/09/2013


DRAWING NUMBER: <SCH NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 39 OF 120


SHEET: 31 OF 73



Camera 2 of 2		DRAWING NUMBER	
Apple Inc.		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		40 OF 120	
		SHEET	
		32 OF 73	



Right USB Port A

USB Port Power Switch




Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux



APN: 514-0819


SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	33 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



IPD Flex Connector

CRITICAL
518S0884
J4800
TF13BS-20S-0.4SH
F-RT-SM-1

SYNC MASTER=J43 MLB		SYNC DATE=01/17/2013	
IPD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	48 OF 120
		SHEET	34 OF 73
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	50 OF 120
		SHEET	35 OF 73

SMC Reset "Button", Supervisor & AVREF Supply





MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"




SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz




SMC12 PECl Support




SMC_BC_ACOK == SMC_BC_ACOK MAKE_BASE=TRUE

SMC_PME_S4_DARK_L == SMC_PME_S4_DARK_L MAKE_BASE=TRUE

PM_CLK32K_SUSCLK_R1 == SMC_CLK32K PLACE_NEAR=U0500.AB6:5.1mm








SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
SMC Shared Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	51 OF 120
		SHEET	36 OF 73




Top-Block Swap

39 37 35	SMC HS COMPUTING ISENSE	SMC HS COMPUTING ISENSE	35 37 39
40 37 35	SMC PBUS VSENSE	SMC PBUS VSENSE	35 37 40
39 37 35	SMC BMON ISENSE	SMC BMON ISENSE	35 37 39
39 37 35	SMC DCIN ISENSE	SMC DCIN ISENSE	35 37 39
40 37 35	SMC DCIN VSENSE	SMC DCIN VSENSE	35 37 40
41 37 35	SMC BMON DISCRETE ISENSE	SMC BMON DISCRETE ISENSE	35 37 41
40 37 35	SMC CPU ISENSE	SMC CPU ISENSE	35 37 40
39 37 35	SMC OTHER HI ISENSE	SMC OTHER HI ISENSE	35 37 39
41 37 35	SMC PANEL ISENSE	SMC PANEL ISENSE	35 37 41
39 37 35	SMC 1V2S3 ISENSE	SMC 1V2S3 ISENSE	35 37 39
39 37 35	SMC LCDBKLT ISENSE	SMC LCDBKLT ISENSE	35 37 39
40 37 35	SMC P3V3S5 ISENSE	SMC P3V3S5 ISENSE	35 37 40
39 37 35	SMC WLAN ISENSE	SMC WLAN ISENSE	35 37 39
39 37 35	SMC SSD ISENSE	SMC SSD ISENSE	35 37 39
39 37 35	SMC P3V3S0 ISENSE	SMC P3V3S0 ISENSE	35 37 39
39 37 35	SMC CAMERA ISENSE	SMC CAMERA ISENSE	35 37 39
	NC SMC ADC16	SD alias on page 103	
40 37 35	SMC P1V05S0 VSENSE	SMC P1V05S0 VSENSE	35 37 40
40 37 35	SMC CPUDDR ISENSE	SMC CPUDDR ISENSE	35 37 40
40 37 35	SMC P1V05S0 ISENSE	SMC P1V05S0 ISENSE	35 37 40
40 37 35	SMC CPU VSENSE	SMC CPU VSENSE	35 37 40
41 37 35	SMC CPUVR ADJUST ISENSE	SMC CPUVR ADJUST ISENSE	35 37 41
41 37 35	SMC CPU IMON ISENSE	SMC CPU IMON ISENSE	35 37 41
62 39 37 36 35 29	PP3V3 WLAN	PP3V3 WLAN	29 35 36 37 39 62

56 40 37 35	SMC SENSOR PWR EN	SMC SENSOR PWR EN	35 37 40 56
37 35 29	SMC WIFI PWR EN	SMC WIFI PWR EN	29 35 37
37 35	TP SMC 5VSW PWR EN	TP SMC 5VSW PWR EN	35 37



SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
SMC Project Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	52 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	37 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J43 MLB SYNC DATE=09/28/2012


SMBus Connections

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> SIZE: D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 53 OF 120
 SHEET: 38 OF 73


ICOR : COMPUTING High Side Current Sense




IOOR : OTHER High Side Current Sense




IROC : 3.3V S0 FET Current Sense




IS2C : 3.3V Camera Current Sense



CHARGER BMON High Side Current Sense




DC-IN (AMON) Current Sense




Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5485		SSD_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO


IM3C :DDR 1V2 Current Sense (LPDDR + CPUDDR)




IAPC :AirPort Current Sense



ISDC : SSD Current Sense



IBLC : LCD Backlight Driver Input Current Sense



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SENSE,0.003OHM,1W,4-TERM,1%,0612,TFT	R5480	CRITICAL	

SYNC MASTER=SID J41 SYNC DATE=02/26/2013


High Side Current Sensing

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 54 OF 120
SHEET: 39 OF 73


VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C : 3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5541		CPUVR_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5561		P1V05_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5595		P3V3S5_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5575		CPUDDR_ISNS:NO

Voltage & Load Side Current Sensing

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SYNC MASTER=SID_J41 SYNC DATE=02/26/2013

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 55 OF 120
 SHEET: 40 OF 73

ICS3 : Adjustable Gain CPU VR Current


Sense Pins gain stage for U5800 (EMC1704)




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA


ILDC :LCD Panel Current Sense / Filter




VR IMON Current Sense Filter



Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter



Vref = 0.406mV Vth = 0.442 = 1A from Battery
 Vt1 = 0.290mv = 0.687A from battery
 Hysteresis TBD based on RC value changes

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=SID_J41 SYNC DATE=02/26/2013


Debug Sensors 1

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 56 OF 120
 SHEET: 41 OF 73


CPU Proximity, Inlet ,DDR and BMON THR Sensor




TBT,MLB Bottom Proximity Sensors



TBT, MLBBOT and TBD Temp Sensor



SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	58 OF 120
		SHEET	42 OF 73



DUAL I/O MODE (MODE 0 & 3) SUPPORTED
High Speed CLK Frequency - 50MHz for fast read dual I/O

LPC+SPI Connector

SPI Bus Series Termination

Matt Card ROM Slave

CPU Master

MLB ROM Slave

SMC12 Master


SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	61 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ
GAIN 6DB

Right Speaker Connector




D
C
B
A


D
C
B
A

SYNC MASTER=J43 MLB		SYNC DATE=09/04/2012	
Audio: Speaker Amp			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	64 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	45 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Hall Effect Sensor




11"-Specific Battery Connector



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE Battery Connector & Hall Effect			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 69 OF 120		SHEET 46 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


MLB to LIO Power Cable Connector

CRITICAL
J7000
WTB-PWR-M82
M-RT-SM




Input impedance of 68K meets sparkitecture requirements for detection of B121 (16.5V)

CRITICAL
Q7010
SI5419DU
POWERPAK



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator




Vout = 3.425V
300mA Max Output
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$


SYNC MASTER=143 MLB		SYNC DATE=09/13/2012	
PAGE TITLE DC-In & G3H Supply			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE D
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	70 OF 120	
	SHEET	47 OF 73	



SYNC MASTER=J43 MLB		SYNC DATE=09/14/2012	
PAGE TITLE			
PBus Supply & Battery Charger			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
71 OF 120		48 OF 73	




SYNC MASTER=J43 MLB		SYNC DATE=10/09/2012	
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	49 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SKIPSEL Strap
 VREF2 | Auto Skip (Higher Efficiency)
 VREG3 | OOA Auto Skip (Lower Efficiency)

SYNC MASTER=J43 MLB		SYNC DATE=10/02/2012	
PAGE TITLE			
5V S4RS3 / 3.3V S5 Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	75 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	52 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1.05V S0 Regulator



SYNC MASTER=J43 MLB		SYNC DATE=09/10/2012	
PAGE TITLE			
1.05V S0 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 120		53 OF 73	



PPBUS S0 LCDBKLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EDP)

*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

10.2 ohm resistors for current measurement on LED strings.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7717, R7718, R7719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7720, R7721, R7722		BKLT:ENG

Keyboard Backlight Driver & Detection

Keyboard Backlight Connector


SYNC MASTER=J43 MLB		SYNC DATE=09/13/2012	
LCD/KBD Backlight Driver			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<SCH_NUM> D
		BRANCH	<E4LABEL>
		PAGE	77 OF 120
		SHEET	54 OF 73

1.8V S3 REGULATOR




1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



1.5V S0 LDO




SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	78 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	55 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1.5V S0 Audio Switch

Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 1.8V	19.6 mOhm Typ
R(on) @ 1.8V	21.8 mOhm Max
Current	2A Max

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max

3.3V S4 Switch


3.3V SSD Switch

1.05V PCH HSIO Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max


Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ
R(on) @ 25C	8.5 mOhm Max
Current	5.3A Max



Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ
R(on) @ 4V Vgs	TBD mOhm Max
Current	6A Max


HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)

3.3V S3 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max

3.3V S0 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max


5V S0 Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max




Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ
R(on)	17 mOhm Max
Current	2.5A




SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
PAGE TITLE			
Power FETs		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	80 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	56 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


S5 Enables




S5 Power Good




SSD Enable



Standby Enables




S3 Enables




Mobile System Power State Table

Table with 8 columns: State, SMC_ADAPTER_EN, SMC_PM_S3_ENABLE, SMC_S4_WAKE_SRC_EN, PM_STS_EN, PM_SLP_S3_L, PM_SLP_S4_L, PM_SLP_S5_L. Rows include Run (S0), Sleep (S3AC), Sleep (S3), Deep Sleep (S4AC), Deep Sleep (S4), Deep Sleep (S5AC), Deep Sleep (S5), Battery Off (S3BattAC), and Battery Off (S3Batt).


S0 Rail PGOOD (BJT Version)




1.5V Codec Enable




S0 Enables




3.3V SUS Detect




CHGR VFRQ Generation




S0 Rail PGOOD Circuitry (ISL version used for development)



SUS Enables



Page header and footer information including 'Power Control', 'Apple Inc.', 'DRAWING NUMBER: <SCH_NUM> D', 'REVISION: <E4LABEL>', 'BRANCH: <BRANCH>', 'PAGE: 81 OF 120', and 'SHEET: 57 OF 73'.




LCD Connector
Internal DP Connector: 518S0829

CRITICAL
J8300
20525-130E-01
P-RT-SM

LED Backlight I/F
↑
DisplayPort I/F
↓

SYNC MASTER=J43 MLB		SYNC DATE=09/11/2012	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	83 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	58 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC_MASTER=CLEAN_J41		SYNC_DATE=11/13/2012	
LIO Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	95 OF 120
		SHEET	59 OF 73

8

7

6

5

4

3

2

1

LPDDR3 Command/Address

Memory Bit/Byte Swizzle

Command/Address	MAKE_BASE	MEM A	MEM B
=MEM A A<5>	TRUE	MEM A CAA<0>	
=MEM A A<9>	TRUE	MEM A CAA<1>	
=MEM A A<6>	TRUE	MEM A CAA<2>	
=MEM A A<8>	TRUE	MEM A CAA<3>	
=MEM A A<7>	TRUE	MEM A CAA<4>	
=MEM A BA<2>	TRUE	MEM A CAA<5>	
MEM A CAA<6>	TRUE	MEM A CAA<6>	
=MEM A A<11>	TRUE	MEM A CAA<7>	
=MEM A A<15>	TRUE	MEM A CAA<8>	
=MEM A A<14>	TRUE	MEM A CAA<9>	
=MEM A A<13>	TRUE	MEM A CAB<0>	
=MEM A CAS L	TRUE	MEM A CAB<1>	
=MEM A WE L	TRUE	MEM A CAB<2>	
=MEM A RAS L	TRUE	MEM A CAB<3>	
=MEM A BA<0>	TRUE	MEM A CAB<4>	
=MEM A A<2>	TRUE	MEM A CAB<5>	
MEM A CAB<6>	TRUE	MEM A CAB<6>	
=MEM A A<10>	TRUE	MEM A CAB<7>	
=MEM A A<1>	TRUE	MEM A CAB<8>	
=MEM A A<0>	TRUE	MEM A CAB<9>	
MEM A ODT<0>	TRUE	MEM A ODT<0>	
TP LPDDR3 RSVD1	TRUE	TP LPDDR3 RSVD1	
TP LPDDR3 RSVD2	TRUE	TP LPDDR3 RSVD2	
=MEM B A<5>	TRUE	MEM B CAA<0>	
=MEM B A<9>	TRUE	MEM B CAA<1>	
=MEM B A<6>	TRUE	MEM B CAA<2>	
=MEM B A<8>	TRUE	MEM B CAA<3>	
=MEM B A<7>	TRUE	MEM B CAA<4>	
=MEM B BA<2>	TRUE	MEM B CAA<5>	
MEM B CAA<6>	TRUE	MEM B CAA<6>	
=MEM B A<11>	TRUE	MEM B CAA<7>	
=MEM B A<15>	TRUE	MEM B CAA<8>	
=MEM B A<14>	TRUE	MEM B CAA<9>	
=MEM B A<13>	TRUE	MEM B CAB<0>	
=MEM B CAS L	TRUE	MEM B CAB<1>	
=MEM B WE L	TRUE	MEM B CAB<2>	
=MEM B RAS L	TRUE	MEM B CAB<3>	
=MEM B BA<0>	TRUE	MEM B CAB<4>	
=MEM B A<2>	TRUE	MEM B CAB<5>	
MEM B CAB<6>	TRUE	MEM B CAB<6>	
=MEM B A<10>	TRUE	MEM B CAB<7>	
=MEM B A<1>	TRUE	MEM B CAB<8>	
=MEM B A<0>	TRUE	MEM B CAB<9>	
MEM B ODT<0>	TRUE	MEM B ODT<0>	
TP LPDDR3 RSVD3	TRUE	TP LPDDR3 RSVD3	
TP LPDDR3 RSVD4	TRUE	TP LPDDR3 RSVD4	

Command/Address	MAKE_BASE	MEM A	MEM B
=MEM A DO<0>	TRUE	MEM A DO<9>	
=MEM A DO<1>	TRUE	MEM A DO<12>	
=MEM A DO<2>	TRUE	MEM A DO<10>	
=MEM A DO<3>	TRUE	MEM A DO<11>	
=MEM A DO<4>	TRUE	MEM A DO<8>	
=MEM A DO<5>	TRUE	MEM A DO<13>	
=MEM A DO<6>	TRUE	MEM A DO<14>	
=MEM A DO<7>	TRUE	MEM A DO<15>	
=MEM A DO<8>	TRUE	MEM A DO<0>	
=MEM A DO<9>	TRUE	MEM A DO<1>	
=MEM A DO<10>	TRUE	MEM A DO<2>	
=MEM A DO<11>	TRUE	MEM A DO<7>	
=MEM A DO<12>	TRUE	MEM A DO<4>	
=MEM A DO<13>	TRUE	MEM A DO<5>	
=MEM A DO<14>	TRUE	MEM A DO<3>	
=MEM A DO<15>	TRUE	MEM A DO<6>	
=MEM A DO<16>	TRUE	MEM A DO<29>	
=MEM A DO<17>	TRUE	MEM A DO<28>	
=MEM A DO<18>	TRUE	MEM A DO<27>	
=MEM A DO<19>	TRUE	MEM A DO<31>	
=MEM A DO<20>	TRUE	MEM A DO<24>	
=MEM A DO<21>	TRUE	MEM A DO<25>	
=MEM A DO<22>	TRUE	MEM A DO<26>	
=MEM A DO<23>	TRUE	MEM A DO<30>	
=MEM A DO<24>	TRUE	MEM A DO<18>	
=MEM A DO<25>	TRUE	MEM A DO<21>	
=MEM A DO<26>	TRUE	MEM A DO<16>	
=MEM A DO<27>	TRUE	MEM A DO<23>	
=MEM A DO<28>	TRUE	MEM A DO<20>	
=MEM A DO<29>	TRUE	MEM A DO<19>	
=MEM A DO<30>	TRUE	MEM A DO<22>	
=MEM A DO<31>	TRUE	MEM A DO<17>	
=MEM A DO<32>	TRUE	MEM A DO<41>	
=MEM A DO<33>	TRUE	MEM A DO<44>	
=MEM A DO<34>	TRUE	MEM A DO<46>	
=MEM A DO<35>	TRUE	MEM A DO<47>	
=MEM A DO<36>	TRUE	MEM A DO<40>	
=MEM A DO<37>	TRUE	MEM A DO<45>	
=MEM A DO<38>	TRUE	MEM A DO<42>	
=MEM A DO<39>	TRUE	MEM A DO<43>	
=MEM A DO<40>	TRUE	MEM A DO<36>	
=MEM A DO<41>	TRUE	MEM A DO<37>	
=MEM A DO<42>	TRUE	MEM A DO<34>	
=MEM A DO<43>	TRUE	MEM A DO<39>	
=MEM A DO<44>	TRUE	MEM A DO<32>	
MEM A DO<33>	TRUE	MEM A DO<33>	
=MEM A DO<46>	TRUE	MEM A DO<35>	
=MEM A DO<47>	TRUE	MEM A DO<38>	
=MEM A DO<48>	TRUE	MEM A DO<52>	
=MEM A DO<49>	TRUE	MEM A DO<51>	
=MEM A DO<50>	TRUE	MEM A DO<48>	
=MEM A DO<51>	TRUE	MEM A DO<49>	
=MEM A DO<52>	TRUE	MEM A DO<53>	
=MEM A DO<53>	TRUE	MEM A DO<50>	
=MEM A DO<54>	TRUE	MEM A DO<54>	
=MEM A DO<55>	TRUE	MEM A DO<55>	
=MEM A DO<56>	TRUE	MEM A DO<58>	
=MEM A DO<57>	TRUE	MEM A DO<62>	
=MEM A DO<58>	TRUE	MEM A DO<60>	
=MEM A DO<59>	TRUE	MEM A DO<61>	
=MEM A DO<60>	TRUE	MEM A DO<59>	
=MEM A DO<61>	TRUE	MEM A DO<63>	
=MEM A DO<62>	TRUE	MEM A DO<57>	
=MEM A DO<63>	TRUE	MEM A DO<56>	
=MEM A DOS P<0>	TRUE	MEM A DOS P<1>	
=MEM A DOS N<0>	TRUE	MEM A DOS N<1>	
=MEM A DOS P<1>	TRUE	MEM A DOS P<0>	
=MEM A DOS N<1>	TRUE	MEM A DOS N<0>	
=MEM A DOS P<2>	TRUE	MEM A DOS P<3>	
=MEM A DOS N<2>	TRUE	MEM A DOS N<3>	
=MEM A DOS P<3>	TRUE	MEM A DOS P<2>	
=MEM A DOS N<3>	TRUE	MEM A DOS N<2>	
=MEM A DOS P<4>	TRUE	MEM A DOS P<5>	
=MEM A DOS N<4>	TRUE	MEM A DOS N<5>	
=MEM A DOS P<5>	TRUE	MEM A DOS P<4>	
=MEM A DOS N<5>	TRUE	MEM A DOS N<4>	
MEM A DOS P<6>	TRUE	MEM A DOS P<6>	
MEM A DOS N<6>	TRUE	MEM A DOS N<6>	
=MEM A DOS P<7>	TRUE	MEM A DOS P<7>	
=MEM A DOS N<7>	TRUE	MEM A DOS N<7>	

Command/Address	MAKE_BASE	MEM B	MEM A
=MEM B DO<0>	TRUE	MEM B DO<12>	
=MEM B DO<1>	TRUE	MEM B DO<9>	
=MEM B DO<2>	TRUE	MEM B DO<10>	
=MEM B DO<3>	TRUE	MEM B DO<11>	
=MEM B DO<4>	TRUE	MEM B DO<13>	
=MEM B DO<5>	TRUE	MEM B DO<8>	
=MEM B DO<6>	TRUE	MEM B DO<14>	
=MEM B DO<7>	TRUE	MEM B DO<15>	
=MEM B DO<8>	TRUE	MEM B DO<0>	
=MEM B DO<9>	TRUE	MEM B DO<1>	
=MEM B DO<10>	TRUE	MEM B DO<2>	
=MEM B DO<11>	TRUE	MEM B DO<7>	
=MEM B DO<12>	TRUE	MEM B DO<4>	
=MEM B DO<13>	TRUE	MEM B DO<5>	
=MEM B DO<14>	TRUE	MEM B DO<6>	
=MEM B DO<15>	TRUE	MEM B DO<3>	
=MEM B DO<16>	TRUE	MEM B DO<28>	
=MEM B DO<17>	TRUE	MEM B DO<29>	
=MEM B DO<18>	TRUE	MEM B DO<30>	
=MEM B DO<19>	TRUE	MEM B DO<27>	
=MEM B DO<20>	TRUE	MEM B DO<24>	
=MEM B DO<21>	TRUE	MEM B DO<25>	
=MEM B DO<22>	TRUE	MEM B DO<31>	
=MEM B DO<23>	TRUE	MEM B DO<26>	
=MEM B DO<24>	TRUE	MEM B DO<20>	
=MEM B DO<25>	TRUE	MEM B DO<16>	
=MEM B DO<26>	TRUE	MEM B DO<23>	
=MEM B DO<27>	TRUE	MEM B DO<22>	
=MEM B DO<28>	TRUE	MEM B DO<21>	
=MEM B DO<29>	TRUE	MEM B DO<17>	
=MEM B DO<30>	TRUE	MEM B DO<18>	
=MEM B DO<31>	TRUE	MEM B DO<19>	
=MEM B DO<32>	TRUE	MEM B DO<44>	
=MEM B DO<33>	TRUE	MEM B DO<41>	
=MEM B DO<34>	TRUE	MEM B DO<42>	
=MEM B DO<35>	TRUE	MEM B DO<43>	
=MEM B DO<36>	TRUE	MEM B DO<45>	
=MEM B DO<37>	TRUE	MEM B DO<40>	
=MEM B DO<38>	TRUE	MEM B DO<46>	
=MEM B DO<39>	TRUE	MEM B DO<47>	
MEM B DO<32>	TRUE	MEM B DO<32>	
=MEM B DO<41>	TRUE	MEM B DO<33>	
=MEM B DO<42>	TRUE	MEM B DO<34>	
=MEM B DO<43>	TRUE	MEM B DO<39>	
=MEM B DO<44>	TRUE	MEM B DO<36>	
=MEM B DO<45>	TRUE	MEM B DO<37>	
=MEM B DO<46>	TRUE	MEM B DO<38>	
=MEM B DO<47>	TRUE	MEM B DO<35>	
=MEM B DO<48>	TRUE	MEM B DO<57>	
=MEM B DO<49>	TRUE	MEM B DO<56>	
=MEM B DO<50>	TRUE	MEM B DO<60>	
=MEM B DO<51>	TRUE	MEM B DO<59>	
=MEM B DO<52>	TRUE	MEM B DO<63>	
=MEM B DO<53>	TRUE	MEM B DO<62>	
=MEM B DO<54>	TRUE	MEM B DO<58>	
=MEM B DO<55>	TRUE	MEM B DO<61>	
=MEM B DO<56>	TRUE	MEM B DO<49>	
=MEM B DO<57>	TRUE	MEM B DO<51>	
=MEM B DO<58>	TRUE	MEM B DO<48>	
=MEM B DO<59>	TRUE	MEM B DO<53>	
=MEM B DO<60>	TRUE	MEM B DO<52>	
=MEM B DO<61>	TRUE	MEM B DO<55>	
=MEM B DO<62>	TRUE	MEM B DO<50>	
=MEM B DO<63>	TRUE	MEM B DO<54>	
=MEM B DOS P<0>	TRUE	MEM B DOS P<1>	
=MEM B DOS N<0>	TRUE	MEM B DOS N<1>	
=MEM B DOS P<1>	TRUE	MEM B DOS P<0>	
=MEM B DOS N<1>	TRUE	MEM B DOS N<0>	
=MEM B DOS P<2>	TRUE	MEM B DOS P<3>	
=MEM B DOS N<2>	TRUE	MEM B DOS N<3>	
=MEM B DOS P<3>	TRUE	MEM B DOS P<2>	
=MEM B DOS N<3>	TRUE	MEM B DOS N<2>	
=MEM B DOS P<4>	TRUE	MEM B DOS P<5>	
=MEM B DOS N<4>	TRUE	MEM B DOS N<5>	
=MEM B DOS P<5>	TRUE	MEM B DOS P<4>	
=MEM B DOS N<5>	TRUE	MEM B DOS N<4>	
MEM B DOS P<6>	TRUE	MEM B DOS P<6>	
MEM B DOS N<6>	TRUE	MEM B DOS N<6>	

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Signal Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	102 OF 120
		SHEET	61 OF 73

Functional Test Points

NO_TEST Nets

J3501: AirPort / BT Connector

FUNC_TEST	Net	Pin
TRUE	PP3V3 WLAN (Need 6 TPs)	29 35 36 39
TRUE	WIFI EVENT L	29 35 36
TRUE	PCIE AP R2D N	29 67
TRUE	PCIE AP R2D P	29 67
TRUE	PCIE CLK100M AP N	12 29 67
TRUE	PCIE CLK100M AP P	12 29 67
TRUE	PCIE AP D2R P	14 29 67
TRUE	PCIE AP D2R N	14 29 67
TRUE	PCIE WAKE L	13 29 31
TRUE	AP RESET CONN L	29
TRUE	AP CLKREQ O L	29
TRUE	USB BT CONN P	29 66
TRUE	USB BT CONN N	29 66
TRUE	PP3V3 S4	29 34 36 37 56 60 62

(Need to add 8 GND TPs)

J3700: SSD Connector

FUNC_TEST	Net	Pin
TRUE	PP3V3 S0SW SSD FLT (Need 5 TPs)	30
TRUE	PCIE SSD R2D N<3..0>	30 65
TRUE	PCIE SSD R2D P<3..0>	30 65
TRUE	PP3V3 S0	40 41 42 43 54 57 59
TRUE	SSD RESET CONN L	30 60 62 63 72 78 79
TRUE	SSD CLKREQ CONN L	30
TRUE	SMC OOB1 R2D CONN L	30
TRUE	SMC OOB1 D2R CONN L	30
TRUE	SSD PCIE SEL L	16 30
TRUE	SSD DEVS LP	15 30
TRUE	SSD PWRFAIL WARN L	15 30 57
TRUE	SSD PWR EN	15 30 56 57
TRUE	PCIE SSD D2R N<3..0>	12 30 65
TRUE	PCIE SSD D2R P<3..0>	12 30 65
TRUE	PCIE CLK100M SSD N	12 30 65
TRUE	PCIE CLK100M SSD P	12 30 65

(Need to add 6 GND TPs)

J4002: Camera Connector

FUNC_TEST	Net	Pin
TRUE	MIPI CLK CONN N	32 70
TRUE	MIPI CLK CONN P	32 70
TRUE	CAM SENSOR WAKE L CONN	32
TRUE	MIPI DATA CONN N	32 70
TRUE	MIPI DATA CONN P	32 70
TRUE	SMBUS SMC 1 S0 SDA	14 32 35 38 41 42 67
TRUE	SMBUS SMC 1 S0 SCL	14 32 35 38 41 42 67
TRUE	I2C CAM SCK	31 32
TRUE	I2C CAM SDA	31 32
TRUE	PP5V S3RS0 ALSCAM F (Need 1BD TPs)	32

(Need to add 1BD GND TPs)

J6100: LPC+SPI Connector

FUNC_TEST	Net	Pin
TRUE	PP3V42 G3H	40 41 42 43 54 57 59
TRUE	PP5V S0	14 17 22 23 24 35 36 39 56 60 62
TRUE	LPC CLK24M LPCPLUS	17 44 67
TRUE	LPC AD<3..0>	14 35 44 67
TRUE	SPI ALT MOSI	44
TRUE	XDP LPCPLUS GPIO	15 16 44
TRUE	LPCPLUS RESET L	18 44 67
TRUE	SMC TDO	15 36 44
TRUE	TP SMC TRST L	44
TRUE	TP SMC MD1	44
TRUE	SMC TX L	35 36 44
TRUE	SPI ALT MISO	44
TRUE	LPC FRAME L	14 35 44 67
TRUE	SPIROM USE MLB	15 44
TRUE	PM CLKRUN L	13 35 44
TRUE	SPI ALT CLK	44
TRUE	SPI ALT CS L	44
TRUE	LPC SERIRQ	15 35 44
TRUE	LPC PWRDWN L	13 35 44
TRUE	SMC TDI	15 36 44
TRUE	SMC TCK	15 36 44
TRUE	SMC RESET L	15 36 44 48
TRUE	SMC ROMBOOT	16 44
TRUE	SMC RX L	15 36 44
TRUE	SMC TMS	15 36 44

(Need to add 6 GND TPs)

J6000: Fan Connector

FUNC_TEST	Net	Pin
TRUE	PP5V S0	16 17 22 23 24 35 36 39 56 60 62
TRUE	FAN RT TACH	43
TRUE	FAN RT PWM	43

(Need to add 1 GND TP)

J4800: IPD Flex Connector

FUNC_TEST	Net	Pin
TRUE	SMC L1D	34 35 36 46
TRUE	TPAD SPI MISO R	34
TRUE	USB TPAD P	14 34 66
TRUE	USB TPAD N	14 34 66
TRUE	TPAD SPI CLK R	34
TRUE	TPAD WAKE L	34
TRUE	TPAD SPI MOSI R	34
TRUE	PP3V3 S4 IPD	34
TRUE	TPAD SPI CS R L	34
TRUE	TPAD SPI IF EN CONN	34
TRUE	TPAD SPI INT S4 WAKE L CONN	34
TRUE	PP5V S4 IPD	34
TRUE	TPAD USB IF EN CONN	34
TRUE	SMBUS SMC 3 SDA	34 35 38 42 71
TRUE	SMBUS SMC 3 SCL	34 35 38 42 71
TRUE	SMC LSOC RST L	34 36
TRUE	PP3V42 G3H	17 20 33 34 35 36 38 44 46 47
TRUE	SMC ONOFF L	48 57 59 62 63 65

(Need to add 5 GND TPs)

J7000: DC-In Connector

FUNC_TEST	Net	Pin
TRUE	PPDCIN G3H (Need 4 TPs)	47 48 60 62
TRUE	PP5V S4RS3 (Need 3 TPs)	12 33 45 47 52 53 56 60

(Need to add 5 GND TPs)

J6404: Speaker Connector

FUNC_TEST	Net	Pin
TRUE	SPKRAMP ROUT P	45 72
TRUE	SPKRAMP ROUT N	45 72

(Need to add 3 GND TPs)

J6950: Battery Connector

FUNC_TEST	Net	Pin
TRUE	PPVBAT G3H CONN (Need 4 TPs)	44 48
TRUE	SMBUS SMC 5 G3 SCL	35 38 46 48 71
TRUE	SMBUS SMC 5 G3 SDA	35 38 46 48 71
TRUE	SYS DETECT L	46

(Need to add 4 GND TPs near J7050 and 1 for shield)

J8300: Internal DP Connector

FUNC_TEST	Net	Pin
TRUE	PPHV S0SW LDCBKL T (Need 2 TPs)	54 58 60
TRUE	LED RETURN 6	54 58
TRUE	LED RETURN 5	54 58
TRUE	LED RETURN 4	54 58
TRUE	LED RETURN 3	54 58
TRUE	LED RETURN 2	54 58
TRUE	LED RETURN 1	54 58
TRUE	DP INT HPD CONN	58
TRUE	I2C TCON SDA R	58
TRUE	I2C TCON SCL R	58
TRUE	PP3V3 S0SW LCD UF (Need 2 TPs)	58
TRUE	DP INT AUX CH C N	58 65
TRUE	DP INT AUX CH C P	58 65
TRUE	DP INT ML P<0>	58 65
TRUE	DP INT ML N<0>	58 65

(Need to add 5 GND TPs)

J7715: KB BKLT Connector

FUNC_TEST	Net	Pin
TRUE	KBDLED ANODE	54
TRUE	KBDLED FB	54

(Need to add 2 GND TPs)

J1800: XDP Connector (Only a subset are needed for FCT HVM test fixture)

FUNC_TEST	Net	Pin
TRUE	XDP CPU TCK	6 16 65
TRUE	XDP PCH TCK	12 16 67
TRUE	XDP CPU TDI	6 16 65
TRUE	XDP CPU TDO	6 16 65
TRUE	XDP CPUPCH TRST L	6 12 16 65
TRUE	XDP CPU TMS	6 16 65
TRUE	XDP PCH TMS	12 16 67
TRUE	XDP PCH TDI	12 16 67
TRUE	XDP PCH TDO	12 16 67
TRUE	XDP CPU PREQ L	6 16 65
TRUE	XDP CPU PRDY L	6 16 65
TRUE	XDP CPU VCCST PWRGD	16
TRUE	PM RSMRST L	13 57
TRUE	XDP SYS PWROK	16
TRUE	PM SYSRST L	13 17 35
TRUE	CPU CFG<3>	6 16 65
TRUE	PP1V05 S0	6 8 11 15 16 17 27 36 40 49 53

(Need to add 2 GND TPs)

Misc Voltages & Control Signals

FUNC_TEST	Net	Pin
TRUE	PPBUS G3H	27 39 40 47 48 54 60
TRUE	PPVIN S4SW TBTBST FET	27 60
TRUE	PPBUS S5 HS COMPUTING ISNS	39 49 50 51 53 60
TRUE	PPDCIN G3H	47 48 60 62
TRUE	PP3V42 G3H	17 20 33 34 35 36 38 44 46 47
TRUE	PPVRTC G3H	8 12 13 17 60
TRUE	PP3V3 S5	8 11 12 13 15 16 17 18 28 29 40 52
TRUE	PP3V3 SUS	8 11 14 18 44 55 56 57 60
TRUE	PP3V3 S3	15 18 19 34 38 39 56 60 63
TRUE	PP3V3 S0	60 62 63 72
TRUE	PP3V3 S0SW SSD	5 7 14 15 16 17 18 19 21 22 23 24 25 26 36
TRUE	PP1V5 S0	8 55 56 57 60
TRUE	PP1V05 S0	6 8 11 15 16 17 27 36 40 49 53
TRUE	PP15V TBT	27 28 60
TRUE	PP3V3 TBTLC	15 17 25 26 27 60
TRUE	PP1V05 TBTLC	26 27 60
TRUE	PPVCC S0 CPU	8 10 40 50 60
TRUE	PP1V05 TBTCLIO	26 27 60
TRUE	NC PCI PME L	39 52 60
TRUE	PPDCIN G3H ISOL	40 47 48 60
TRUE	PP3V3 S4	29 34 36 37 56 60 62

(Need to add 27 GND TPs)

NO_TEST MAKE_BASE	Net	Pin
TRUE	NC PCIE CLK100M SDP	62
TRUE	NC PCIE CLK100M SDN	62
TRUE	NC PCIE CLK100M FWP	62 63
TRUE	NC PCIE CLK100M FWN	62 63
TRUE	NC PCIE FW D2RP	14 62
TRUE	NC PCIE FW D2RN	14 62
TRUE	NC PCIE FW R2D CP	14 62
TRUE	NC PCIE FW R2D CN	14 62
TRUE	NC USB IRP	14 62
TRUE	NC USB IRN	14 62
TRUE	NC USB CAMERAP	14 62
TRUE	NC USB CAMERAN	14 62
TRUE	NC USB SDP	14 62
TRUE	NC USB SDN	14 62
TRUE	DP INT ML C P<3..1>	65
TRUE	DP INT ML C N<3..1>	65
TRUE	NC HDA SDIN1	12 62
TRUE	NC PCI PME L	13 62
TRUE	NC CLINK CLK	14 62
TRUE	NC CLINK DATA	14 62
TRUE	NC CLINK RESET L	14 62
TRUE	NC SMC SYS LED	35 62
TRUE	NC IR RX OUT RC	62
TRUE	NC USB SMCN	62
TRUE	NC USB SMCN	62
TRUE	NC SMC GFX OVERTEMP	35 62
TRUE	NC SMC GFX THROTTLE L	35 62
TRUE	NC SMC FAN 1 CTL	35 62
TRUE	NC SMC FAN 1 TACH	35 62
TRUE	NC SMC FAN 5 CTL	35 62
TRUE	NC ENET ASF GPIO	62
TRUE	NC SMC MPM5 LED PWR	62
TRUE	NC SMC MPM5 LED CHG	62
TRUE	NC SMC T25 EN L	35 62
TRUE	NC SMC DP HPD L	35 62
TRUE	NC SMBUS SMC 4 ASF SCL	35 62
TRUE	NC SMBUS SMC 4 ASF SDA	35 62
TRUE	NC BDV BKL PWM	35 62
TRUE	TBT B R2D C P<1..0>	25
TRUE	TBT B R2D C N<1..0>	25
TRUE	TBT B D2R P<1..0>	25
TRUE	TBT B D2R N<1..0>	25
TRUE	NC TBT B LSTX	25 62
TRUE	NC DP TBTBP ML CP<3..1:2>	25 62
TRUE	NC DP TBTBP ML CN<3..1:2>	25 62
TRUE	NC DP TBTBP AUXCH CP	25 62
TRUE	NC DP TBTBP AUXCH CN	25 62
TRUE	TP DP TBTSRC ML CP<3>	25 62
TRUE	TP DP TBTSRC ML CN<3>	25 62
TRUE	TP DP TBTSRC ML CP<2>	25 62
TRUE	TP DP TBTSRC ML CN<2>	25 62
TRUE	NC DP TBTSRC ML CP<1>	25 62
TRUE	NC DP TBTSRC ML CN<1>	25 62
TRUE	TP DP TBTSRC ML CP<0>	25 62
TRUE	TP DP TBTSRC ML CN<0>	25 62
TRUE	NC DP TBTSRC AUXCH CP	25 62
TRUE	NC DP TBTSRC AUXCH CN	25 62

Unused nets with offpage
(Nets with offpages not used on this project)

TRUE	HDD PWR EN	15
TRUE	WOL EN	14
TRUE	BT PWRST L	15
TRUE	HDMITBTMUX FLAG L	15
TRUE	FW PWR EN	15
TRUE	FW PME L	15
TRUE	ENET MEDIA SENSE	15
TRUE	LCD PSR EN	15
TRUE	LCD IRO L	15
TRUE	ODD PWR EN L	13
TRUE	ENET LOW PWR	13
TRUE	AUD IP PERIPHERAL DET	13
TRUE	AUD I2C INT L	13
TRUE	AUD IPHS SWITCH EN	13

SYNC MASTER=WILL J43	SYNC DATE=12/17/2012
PAGE TITLE	
Func Test / No Test	
Apple Inc.	<SCH_NUM> D
	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	104 OF 120
II NOT TO REPRODUCE OR COPY IT	SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	62 OF 73
IV ALL RIGHTS RESERVED	

Functional Test Points

Power Aliases

NO_TEST Nets

J9500: LIO Connector

FUNC_TEST	Net	Pin
TRUE	AUD_PWR_EN	13 57 59
TRUE	PP5V_S0_ALT_AUD_LDO_EN	59
TRUE	SPKRAMP_SHDN_L	45 59
TRUE	PP1V5_S0SW_AUDIO	56 59
TRUE	PP3V3_S0	60 62 72
TRUE	SPKRAMP_INR_N	5 7 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
TRUE	SPKRAMP_INR_P	45 59 72
TRUE	USB3_EXTB_D2R_RC_N	45 59 72
TRUE	USB3_EXTB_D2R_RC_P	59 63 66
TRUE	USB_EXTB_N	14 59 66
TRUE	USB_EXTB_P	14 59 66
TRUE	USB3_EXTB_R2D_N	59 63 66
TRUE	USB3_EXTB_R2D_P	59 63 66
TRUE	PP3V42_G3H	17 20 33 34 35 36 38 44 46 47
TRUE	SMBUS_SMC_2_S3_SCL	48 57 58 62 63
TRUE	SMBUS_SMC_2_S3_SDA	35 38 59 71
TRUE	SYS_ONEWIRE	35 59
TRUE	SMC_BC_ACOK	35 59
TRUE	XDP_USB_EXTB_OC_L	35 36 48 59
TRUE	USB_PWR_EN	14 16 59
TRUE	FINSTACKSNS_ALERT_L	37 59

63 62 60 56 39 38 34 19 18 15	PP3V3_S3	=	PP3V3_S3	15 18 19 34 38 39 56 60 62 63
-------------------------------	----------	---	----------	-------------------------------

NO_TEST	MAKE_BASE	Net	Pin
66 63 14	NC	USB3RPCIE_SD_D2RP	14 63 66
66 63 14	NC	USB3RPCIE_SD_D2RN	14 63 66
66 63 14	NC	USB3RPCIE_SD_R2D_CP	14 63 66
66 63 14	NC	USB3RPCIE_SD_R2D_CN	14 63 66
63 37 35	NC	SMC_ADC16	35 37

CPU/PCH
SMC

J6955: HALL EFFECT Connector

FUNC_TEST	Net	Pin
TRUE	SMC_LID_R	46
TRUE	PP3V42_G3H	17 20 33 34 35 36 38 44 46 47

Bead Probes

Net	Probe	Pin
USB3_EXTB_D2R_N	BEAD-PROBE	BPA511
USB3_EXTB_D2R_P	BEAD-PROBE	BPA510
USB3_EXTB_D2R_RC_N	BEAD-PROBE	BPA520
USB3_EXTB_D2R_RC_P	BEAD-PROBE	BPA521
USB3_EXTB_R2D_C_N	BEAD-PROBE	BPA513
USB3_EXTB_R2D_C_P	BEAD-PROBE	BPA512
USB3_EXTB_R2D_N	BEAD-PROBE	BPA523
USB3_EXTB_R2D_P	BEAD-PROBE	BPA522

Unused nets with offpage

(Nets with offpages not used on this project)

Net	Pin
SD_RESET_L	15
XDP_SDCONN_STATE_CHANGE_L	15 16
SD_PWR_EN	15

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Project FCT/NC/Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	63 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS		BOARD AREAS			BOARD UNITS (MIL. OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM		NO_TYPE, BGA, MEM_TERM			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL3, ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL3, ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=J43 MLB		SYNC DATE=10/24/2012	
PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	110 OF 120
		SHEET	64 OF 73

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?	DP_2DP	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?	DP_2OTHERHS	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?	DP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?	DP_AUX	TOP,BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	SIZE
	PHYSICAL	SPACING		
LPC_AD	LPC_45S	LPC	LPC AD<3..0>	14 35 44 62
LPC_FRAME_L	LPC_45S	LPC	LPC FRAME L	14 35 44 62
LPC_CLK33M	LPC_45S	LPC	LPCPLUS RESET L	18 44 62
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC	17 35
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R	17 35
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS	17 44 62
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS_R	17 35
SMBUS_PCH_CLK	SMB_45S_R_50S	SMB	SMBUS PCH CLK	14 16 19 25 38 54
SMBUS_PCH_DATA	SMB_45S_R_50S	SMB	SMBUS PCH DATA	14 16 19 25 38 54
SMBUS_PCH_0_CLK	SMB_45S_R_50S	SMB	SML_PCH_0_CLK	14 38
SMBUS_PCH_0_DATA	SMB_45S_R_50S	SMB	SML_PCH_0_DATA	14 38
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	11 32 35 38 41 42 62
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	11 32 35 38 41 42 62
HDA_BIT_CLK	HDA_45S	HDA	HDA BIT CLK	12 59 63
HDA_45S	HDA_45S	HDA	HDA BIT CLK R	12
HDA_SYNC	HDA_45S	HDA	HDA SYNC	12 59 63
HDA_45S	HDA_45S	HDA	HDA SYNC R	12
HDA_RST_L	HDA_45S	HDA	HDA_RST_R_L	12
HDA_45S	HDA_45S	HDA	HDA_RST L	12 59 63
HDA_SDINO	HDA_45S	HDA	HDA_SDINO	12 59 63
HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT	12 59 63
HDA_45S	HDA_45S	HDA	HDA_SDOUT R	12 17
PM_SUS_CLK	CLK_SLOW_45S	CLK_SLOW	PM CLK32K_SUSCLK R	13 36
CLK_SLOW_45S	CLK_SLOW_45S	CLK_SLOW	SMC CLK32K	35 36
SPT_CLK	SPT_45S	SPT	SPI CLK R	14 44
SPT_45S	SPT_45S	SPT	SPI CLK	44
SPT_45S	SPT_45S	SPT	SPI MOSI R	14 44
SPT_45S	SPT_45S	SPT	SPI MOSI	44
SPT_45S	SPT_45S	SPT	SPI MISO	14 44
SPT_45S	SPT_45S	SPT	SPI MISO R	44
SPT_45S	SPT_45S	SPT	SPI CS0 R L	14 44
SPT_45S	SPT_45S	SPT	SPI CS0 L	44
SPT_45S	SPT_45S	SPT	SPI_SMC_CLK	35 44
SPT_45S	SPT_45S	SPT	SPI_SMC_MOSI	35 44
SPT_45S	SPT_45S	SPT	SPI_SMC_MISO	35 44
SPT_45S	SPT_45S	SPT	SPI_SMC_CS_L	35 44
SPT_45S	SPT_45S	SPT	SPI_MLB_CLK	44
SPT_45S	SPT_45S	SPT	SPI_MLB_MOSI	44
SPT_45S	SPT_45S	SPT	SPI_MLB_MISO	44
SPT_45S	SPT_45S	SPT	SPI_MLB_CS_L	44
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D P	29 62
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D N	29 62
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D C P	14 29
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D C N	14 29
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE AP D2R P	14 29 62
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE AP D2R N	14 29 62
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M AP P	12 29 62
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M AP N	12 29 62
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D P<3..0>	25
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D N<3..0>	25
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D C P<3..0>	14 25
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D C N<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R P<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R N<3..0>	14 25
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R C P<3..0>	25
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R C N<3..0>	25
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M TBT P	12 25
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M TBT N	12 25
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M P	
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M N	
XDP_TDI	BCH_45S	BCH_ITP	XDP PCH TDI	12 16 62
XDP_TDO	BCH_45S	BCH_ITP	XDP PCH TDO	12 16 62
XDP_TMS	BCH_45S	BCH_ITP	XDP PCH TMS	12 16 62
XDP_TCK	BCH_45S	BCH_ITP	XDP PCH TCK	12 16 62
PCIE_CAMERA	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D P	31 32
PCIE_CAMERA	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D N	31 32
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D C P	14 32
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D C N	14 32
PCIE_CAMERA	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R P	14 32
PCIE_CAMERA	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R N	14 32
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R C P	31 32
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R C N	31 32
PCIE_CLK100M_CAMERA	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M CAMERA P	12 32
PCIE_CLK100M_CAMERA	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M CAMERA N	12 32
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M CAMERA C P	31 32
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M CAMERA C N	31 32

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	SIZE
	PHYSICAL	SPACING		
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC1	
SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 32
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	31 32
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	32
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP	32
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	32
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	31 32
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 25
CLK_25M_45S	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	25
SYSCLK_CLK25M_XTAL	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	17
CLK_25M_45S	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17
CLK_25M_45S	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R	17
CLK_25M_45S	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2	
CLK_25M_45S	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2_R	
CLK_25M_45S	CLK_25M_45S	CLK_25M	SDSCLK_CLK25M_X1	

SYNC MASTER=J43_MLB SYNC DATE=09/14/2012

PCH Constraints 2	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 113 OF 120 SHEET 67 OF 73

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER
MEM_A_DATA_2	*	*	MEM_2OTHER
MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER
MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER
MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER
MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0>	7 20 24
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0>	7 20 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1>	7 21 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1>	7 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A CS L<1..0>	7 20 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A ODT<0>	7 20 21 24 61
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0>	7 20 24
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2>	7 21 24
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAB<9..0>	7 20 24 61
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0>	7 21 24 61
MEM_A_DQ_BYTE0	MEM_40S	MEM_A_DATA_0	MEM A DQ<7..0>	7 61
MEM_A_DQ_BYTE1	MEM_40S	MEM_A_DATA_1	MEM A DQ<15..8>	7 61
MEM_A_DQ_BYTE2	MEM_40S	MEM_A_DATA_2	MEM A DQ<23..16>	7 61
MEM_A_DQ_BYTE3	MEM_40S	MEM_A_DATA_3	MEM A DQ<31..24>	7 61
MEM_A_DQ_BYTE4	MEM_40S	MEM_A_DATA_4	MEM A DQ<39..32>	7 21 61
MEM_A_DQ_BYTE5	MEM_40S	MEM_A_DATA_5	MEM A DQ<47..40>	7 61
MEM_A_DQ_BYTE6	MEM_40S	MEM_A_DATA_6	MEM A DQ<55..48>	7 61
MEM_A_DQ_BYTE7	MEM_40S	MEM_A_DATA_7	MEM A DQ<63..56>	7 61
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0>	7 61
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0>	7 61
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1>	7 61
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1>	7 61
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2>	7 61
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2>	7 61
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3>	7 61
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3>	7 61
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4>	7 61
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4>	7 61
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5>	7 61
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5>	7 61
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6>	7 21 61
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6>	7 21 61
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7>	7 61
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7>	7 61
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK P<0>	7 22 24
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK N<0>	7 22 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK P<1>	7 23 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK N<1>	7 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B CS L<1..0>	7 22 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B ODT<0>	7 22 23 24 61
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM B CKE<1..0>	7 22 24
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM B CKE<3..2>	7 23 24
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM B CAB<9..0>	7 20 24 61
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM B CAB<9..0>	7 21 24 61
MEM_B_DQ_BYTE0	MEM_40S	MEM_B_DATA_0	MEM B DQ<7..0>	7 61
MEM_B_DQ_BYTE1	MEM_40S	MEM_B_DATA_1	MEM B DQ<15..8>	7 61
MEM_B_DQ_BYTE2	MEM_40S	MEM_B_DATA_2	MEM B DQ<23..16>	7 61
MEM_B_DQ_BYTE3	MEM_40S	MEM_B_DATA_3	MEM B DQ<31..24>	7 61
MEM_B_DQ_BYTE4	MEM_40S	MEM_B_DATA_4	MEM B DQ<39..32>	7 21 61
MEM_B_DQ_BYTE5	MEM_40S	MEM_B_DATA_5	MEM B DQ<47..40>	7 61
MEM_B_DQ_BYTE6	MEM_40S	MEM_B_DATA_6	MEM B DQ<55..48>	7 61
MEM_B_DQ_BYTE7	MEM_40S	MEM_B_DATA_7	MEM B DQ<63..56>	7 61
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS P<0>	7 61
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS N<0>	7 61
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS P<1>	7 61
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS N<1>	7 61
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS P<2>	7 61
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS N<2>	7 61
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS P<3>	7 61
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS N<3>	7 61
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS P<4>	7 61
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS N<4>	7 61
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS P<5>	7 61
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS N<5>	7 61
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS P<6>	7 21 61
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS N<6>	7 21 61
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS P<7>	7 61
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS N<7>	7 61
MEM_PWR			PP1V2 S3	17 19 20 21 22 23 40
MEM_PWR			PP0V6 S3 MEM VREFCA A	18 19 20 21
MEM_PWR			PP0V6 S3 MEM VREFDO A	18 19 20 21
MEM_PWR			PP0V6 S3 MEM VREFCA B	18 19 20 23
MEM_PWR			PP0V6 S3 MEM VREFDO B	18 19 20 23

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012

Apple Inc.

Memory Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 114 OF 120

SHEET: 68 OF 73

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C P<1..0>	25 28
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C N<1..0>	25 28
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D P<1..0>	28
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D N<1..0>	28
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>	25 28
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C N<1>	25 28
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C P<3>	25 28
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>	25 28
	DP_80D	DP_TX	DP TBTPA ML P<3..1:2>	28
	DP_80D	DP_TX	DP TBTPA ML N<3..1:2>	28
	DP_80D	DP_TX	DP A LSX ML P<1>	28
	DP_80D	DP_TX	DP A LSX ML N<1>	28
	TBTDE_80D	TBTDR_RX	TBT A D2R C P<1..0>	28
	TBTDE_80D	TBTDR_RX	TBT A D2R C N<1..0>	28
	TBTDE_80D	TBTDR_RX	TBT A D2R P<1>	25 28
	TBTDE_80D	TBTDR_RX	TBT A D2R N<1>	25 28
	TBTDE_80D	TBTDR_RX	TBT A D2R P<0>	25 28
	TBTDE_80D	TBTDR_RX	TBT A D2R N<0>	25 28
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P	25 28
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N	25 28
	DP_80D	DP_AUX	DP TBTPA AUXCH P	28
	DP_80D	DP_AUX	DP TBTPA AUXCH N	28
	DP_80D	DP_AUX	DP A AUXCH DDC P	28
	DP_80D	DP_AUX	DP A AUXCH DDC N	28
	TBTDE_80D	TBTDR_RX	TBT A D2R1 AUXDDC P	28
	TBTDE_80D	TBTDR_RX	TBT A D2R1 AUXDDC N	28
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C P<1..0>	62
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C N<1..0>	62
	TBTDE_80D	TBTDR_TX	TBT B R2D P<1..0>	62
	TBTDE_80D	TBTDR_TX	TBT B R2D N<1..0>	62
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CP<3..1:2>	62
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CN<3..1:2>	62
	DP_80D	DP_TX	DP TBTPB ML P<3..1:2>	62
	DP_80D	DP_TX	DP TBTPB ML N<3..1:2>	62
	DP_80D	DP_TX	DP B LSX ML P<1>	62
	DP_80D	DP_TX	DP B LSX ML N<1>	62
	TBTDE_80D	TBTDR_RX	TBT B D2R C P<1..0>	62
	TBTDE_80D	TBTDR_RX	TBT B D2R C N<1..0>	62
	TBTDE_80D	TBTDR_RX	TBT B D2R P<1..0>	62
	TBTDE_80D	TBTDR_RX	TBT B D2R N<1..0>	62
TBT_B_D2R	DP_80D	DP_AUX	NC DP TBTPB AUXCH CP	25 62
TBT_B_D2R	DP_80D	DP_AUX	NC DP TBTPB AUXCH CN	25 62
	DP_80D	DP_AUX	DP TBTPB AUXCH P	62
	DP_80D	DP_AUX	DP TBTPB AUXCH N	62
	DP_80D	DP_AUX	DP B AUXCH DDC P	62
	DP_80D	DP_AUX	DP B AUXCH DDC N	62
	TBTDE_80D	TBTDR_RX	TBT B D2R1 AUXDDC P	62
	TBTDE_80D	TBTDR_RX	TBT B D2R1 AUXDDC N	62

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
	DP_80D	DP_TX	DP TBTSRC ML C P<3..0>	25
	DP_80D	DP_TX	DP TBTSRC ML C N<3..0>	25
	DP_80D	DP_AUX	DP TBTSRC AUXCH C P	25
	DP_80D	DP_AUX	DP TBTSRC AUXCH C N	25
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK	25
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI	25
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO	25
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L	25

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CHINMAY J41		SYNC DATE=09/07/2012	
Thunderbolt Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	115 OF 120
		SHEET	69 OF 73

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK N
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CKE
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CS L
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM RAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM WE L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM CAM A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN N
		S2_MEM_PWR	PP1V35 CAM
		S2_MEM_PWR	PP0V675 CAM VREF
		S2_MEM_PWR	PP0V675 MEM CAM VREFCA
		S2_MEM_PWR	PP0V675 MEM CAM VREFDO

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012

Camera Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 116 OF 120
 SHEET: 70 OF 73

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2TO1_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SCL	35 38 58
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SDA	35 38 58
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	14 32 35 38 41 42 62 67
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	14 32 35 38 41 42 62 67
SMBUS_SMC_2_S3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SCL	35 38 59 63
SMBUS_SMC_2_S3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SDA	35 38 59 63
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SCL	34 35 38 42 62
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SDA	34 35 38 42 62
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL	35 38 46 48 62
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA	35 38 46 48 62

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_P	48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_N	48
	2TO1_DIFFPAIR		CHGR_CSI_R_P	48
	2TO1_DIFFPAIR		CHGR_CSI_R_N	48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_P	48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_N	48
	2TO1_DIFFPAIR		CHGR_CSO_R_P	41 48
	2TO1_DIFFPAIR		CHGR_CSO_R_N	41 48

D

D

C


C

B

B

A

A

SYNC_MASTER=CHINMAY_J41		SYNC_DATE=09/13/2012	
PAGE TITLE			
SMC Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	117 OF 120
		SHEET	71 OF 73

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

J11/J13 Specific Net Properties

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	=1T01_DIFFPAIR	0.200 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	=1T01_DIFFPAIR	0.300 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 N 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R N 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 N 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS N 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT THMSNS D3 P 42
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT THMSNS D3 N 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS D2 P 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS D2 N 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THMSNS D2 P 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THMSNS D2 N 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS N 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS P 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 P 40 50
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 N 40 50
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS2 P 40 50
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS2 N 40 50
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 P R 40 41
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 N R 40 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISUM R P 40
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISUM R N 40
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS CPUDDR P 40
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS CPUDDR N 40
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3S5 N 40
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3S5 P 40
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3 S0 P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3 S0 N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS CAMERA P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS CAMERA N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3 S0 N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3 S0 P 39
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS 1V05 S0 P 40 53
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS 1V05 S0 N 40 53
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS BMON GAIN P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS BMON GAIN N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING N 39 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING P 39 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V2 S3 N 39 51
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V2 S3 P 39 51
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT N 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT P 39
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS PANEL N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS PANEL P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS GAIN N 41 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS GAIN P 41 42
AUD DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR P 45 59 63
AUD DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR N 45 59 63
	1T01_DIFFPAIR	AUDIO	MAX98300 R P 45
	1T01_DIFFPAIR	AUDIO	MAX98300 R N 45
SPKR OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT P 45 62
SPKR OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT N 45 62
	SB_POWER		PP3V3 S5 5 11 13 15 16 17 18 28 29 40 52
	SB_POWER		PP3V3 S0 5 11 13 15 16 17 18 28 29 40 52
	GND		GND

SYNC MASTER=J43 MLB SYNC DATE=09/13/2012

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 118 OF 120
 SHEET: 72 OF 73

Change List:

<rdar://component/508389>	J41	HW	EE	Schematic	Proto 0
<rdar://component/512995>	J41	HW	EE	Schematic	Pre Proto 1
<rdar://component/508412>	J41	HW	EE	Schematic	Proto 1
<rdar://component/508413>	J41	HW	EE	Schematic	EVT
<rdar://component/508414>	J41	HW	EE	Schematic	DVT

Kismet:

[afp://kismet.apple.com/Kismet-Projects/J41-J43](http://kismet.apple.com/Kismet-Projects/J41-J43)

Useful Wiki Links:


Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>
Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

MobileMac HW Radar:

<rdar://component/497591>	MobileMac	HW	Task
<rdar://component/497587>	MobileMac	HW	Schematic
<rdar://component/497585>	MobileMac	HW	New Bugs
<rdar://component/497588>	MobileMac	HW	Layout
<rdar://component/497590>	MobileMac	HW	Investigation
<rdar://component/497589>	MobileMac	HW	Architecture

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Reference			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	120 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	73 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			