

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

www.qdzbwx.com

# SCHEM,MLB\_KEPLER\_2PHASE,J31

## FRB & RISK RAMP 02/15/12

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2012-02-15

Page	Contents	Sync	Date
1	Table of Contents	MASTER	MASTER
2	Revision History	J31_MLB	04/19/2011
3	Power Block Diagram	K17_REF	06/30/2009
4	Revision History	MASTER	MASTER
5	BOM Configuration	K17_REF	05/28/2009
6	Functional / ICT Test	K18_MLB	04/27/2010
7	Power Aliases	J31_MLB	08/29/2011
8	Signal Aliases	K18_MLB	04/27/2010
9	CPU DMI/PEG/FDI/RSVD	J5_MLB	03/11/2011
10	CPU CLOCK/MISC/JTAG	K92_MLB	08/03/2010
11	CPU DDR3 INTERFACES	K92_SUMA	06/15/2010
12	CPU POWER	K92_MLB	08/03/2010
13	CPU POWER AND GND	K92_SUMA	06/15/2010
14	CPU DECOUPLING-I	K92_MLB	08/19/2010
15	CPU DECOUPLING-II	K92_MLB	08/19/2010
16	PCH SATA/PCIe/CLK/LPC/SPI	J31_ANNE	06/02/2011
17	PCH DMI/FDI/PM/Graphics	J5_MLB	05/26/2011
18	PCH PCI/USB/TP/RSVD	J31_ANNE	06/02/2011
19	PCH GPIO/MISC/NCTF	J31_ANNE	06/02/2011
20	PCH POWER	J5_MLB	03/21/2011
21	PCH GROUNDS	J5_MLB	03/21/2011
22	PCH DECOUPLING	J5_MLB	05/26/2011
23	CPU & PCH XDP	J31_ANNE	06/09/2011
24	Chipset Support	K92_MLB	07/06/2010
25	USB HUB & MUX	J31_LINDA	09/16/2011
26	CPU Memory S3 Support	K18_MLB	04/27/2010
27	DDR3 SO-DIMM Connector A	K92_SUMA	06/23/2010
28	DDR3 Byte/Bit Swaps	K92_SUMA	05/10/2010
29	DDR3 SO-DIMM Connector B	K92_SUMA	06/23/2010
30	SD Card Connector	J31_YONAS	10/25/2011
31	DDR3/FRAMEBUF VREF MARGINING	J31_ANNE	06/09/2011
32	X19/ALS/CAMERA CONNECTOR	J30_MLB	11/11/2011
33	Thunderbolt Host (1 of 2)	T29_REF	06/14/2011
34	Thunderbolt Host (2 of 2)	T29_REF	06/14/2011
35	Thunderbolt Power Support	T29_REF	06/22/2011
36	ETHERNET PHY (CAESAR IV)	K91_ERIC	10/11/2010
37	Ethernet Connector	K91_TRINH	05/26/2010
38	FireWire LLC/PHY (FW643)	K18_MLB	04/27/2010
39	FireWire Port & PHY Power	K91_MLB	06/17/2011
40	FireWire Connector	T27_REF	06/10/2010
41	SATA Redriver/Conn, IR, SIL	J31_YONAS	11/17/2011
42	External A USB3 Connector	J31_LINDA	09/21/2011
43	External B USB3 Connector	J30_MLB	08/04/2011
44	Front Flex Support	K18_MLB	04/27/2010
45	SMC	J31_YONAS	12/19/2011


Page	Contents	Sync	Date
46	SMC Support	J31_YONAS	01/19/2012
47	LPC+SPI Debug Connector	J5_MLB	05/26/2011
48	SMBus Connections	K18_MLB	04/27/2010
49	Power Sensors: Load Side	J31_YONAS	01/19/2012
50	Power Sensors: High Side, CPU, AXG	J31_YONAS	10/25/2011
51	Thermal Sensors	J31_YONAS	09/08/2011
52	Fan Connectors	K18_MLB	04/27/2010
53	WELLSRING 1	J30_MLB	06/10/2011
54	WELLSRING 2	J31_LINDA	07/01/2011
55	Digital Accelerometer	J31_YONAS	08/11/2011
56	SPI ROM	K91_BEN	06/08/2010
57	AUDIO: CODEC/REGULATOR	J31_AUDIO	10/26/2011
58	AUDIO: LINE INPUT FILTER	J31_AUDIO	10/26/2011
59	AUDIO: DETECT/MIC BIAS	J31_AUDIO	10/26/2011
60	AUDIO: HEADPHONE FILTER	J31_AUDIO	10/26/2011
61	AUDIO: SPEAKER AMP	J31_AUDIO	10/26/2011
62	AUDIO: JACKS	J31_AUDIO	10/26/2011
63	AUDIO: JACK TRANSLATORS	J31_AUDIO	10/26/2011
64	DC-In & Battery Connectors	J31_JACK	09/02/2011
65	PBus Supply & Battery Charger	J31_JACK	11/14/2011
66	System Agent Supply	J31_JACK	09/14/2011
67	5V / 3.3V Power Supply	J31_JACK	11/09/2011
68	1.5V DDR3 Supply	J31_JACK	07/07/2011
69	CPU IMVP7 & AXG VCore Regulator	J31_JACK	11/11/2011
70	CPU IMVP7 & AXG VCore Output	J31_JACK	11/11/2011
71	CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	J31_JACK	09/19/2011
72	Misc Power Supplies	J31_JACK	06/10/2011
73	Power FETs	J31_MARY	05/05/2011
74	Power Control 1/ENABLE	J31_MARY	06/06/2011
75	KEPLER PCI-E	J31_SREE	10/25/2011
76	KEPLER CORE/FB POWER	D2_MLB_2P	01/18/2012
77	KEPLER FRAME BUFFER I/F	J31_SREE	10/25/2011
78	1V05 GPU / 1V35 FB POWER SUPPLY	J31_JACK	11/16/2011
79	GDDR5 Frame Buffer A	J31_SREE	10/25/2011
80	GDDR5 Frame Buffer B	J31_SREE	10/25/2011
81	KEPLER LVDS/DP/GPIO	J31_SREE	10/25/2011
82	KEPLER GPIOs,CLK & STRAPS	J31_SREE	11/16/2011
83	KEPLER PEX PWR/GNDS	J31_SREE	10/31/2011
84	GFX IMVP VCore Regulator	D2_MLB_2P	01/18/2012
85	LVDS Display Connector	K18_MLB	04/27/2010
86	Muxed Graphics Support	K92_MLB	11/21/2010
87	Thunderbolt MUXing A	J31_WILL	06/20/2011
88	Thunderbolt Connector A	T29_REF	06/14/2011
89	Graphics MUX (GMUX)	K91_MARY	08/03/2010
90	LCD Backlight Driver	J31_KIRAN	03/21/2011


Page	Contents	Sync	Date
91	PCH VCCIO (1.05V) POWER SUPPLY	J31_JACK	09/16/2011
92	Power Sequencing EG/PCH S0	J31_SREE	09/19/2011
93	CPU Constraints	K92_MLB	08/09/2010
94	Memory Constraints	K91_MLB	06/25/2011
95	PCH Constraints 1	K92_MLB	08/09/2010
96	PCH Constraints 2	J31_YONAS	05/05/2011
97	Ethernet/FW Constraints	K91_ERIC	08/03/2010
98	Thunderbolt Constraints	T29_REF	06/14/2011
99	SMC Constraints	J31_YONAS	08/11/2011
100	GPU (Kepler) CONSTRAINTS	K92_MLB	08/09/2010
101	Project Specific Constraints	K18_MLB	04/27/2010
102	PCB Rule Definitions	K18_MLB	04/27/2010
103	Power Sensors: SMC Extended	J31_YONAS	09/12/2011
104	Power Sensors: Debug ADC	J31_YONAS	09/12/2011
105	Power Sensors: CPU Ripple	J31_YONAS	08/24/2011

### Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9585	1	SCHEM,MLB_KEPLER_2PHASE,J31	SCH	CRITICAL	
820-3330	1	PCBF,MLB_KEPLER_2PHASE,J31	PCB	CRITICAL	


DRAWING ABBREVIATION: DRAWING TITLE=MLB  
LAST MODIFIED: Wed Feb 15 20:30:03 2012

DRAWING TITLE SCHEM,MLB_KEPLER,J31	
 Apple Inc.	DRAWING NUMBER 051-9585
REVISION 3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 1 OF 132	SHEET 1 OF 105



www.qdzbwx.com

Revision History		SYNC MASTER=J31 MLB	SYNC DATE=04/19/2011
Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		2 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		2 OF 105	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
PAGE TITLE			
<b>Power Block Diagram</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	PAGE
		3.0.0	3 OF 132
		SHEET	3 OF 105

www.qdzbwx.com

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=MASTER		SYNC DATE=MASTER	
<b>Revision History</b>			
 <b>Apple Inc.</b>		DRAWING NUMBER	051-9585
		REVISION	3.0.0
<b>NOTICE OF PROPRIETARY PROPERTY:</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 132
		SHEET	4 OF 105

BOM VARIANTS - FSB

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3860	PCBA_MLB_2P_FSB_2.3_FOX_512_HYD_REN_J31_F327	J31_CMNPTS,SODIMM:FOXCONN,CPU:2_3GRZ_FB_512_HYDIX,FET:REN,DEVEL_BOM,GPUDEC:EXP,EEEE:F327
639-3861	PCBA_MLB_2P_FSB_2.3_MOL_512_SAM_FAIR_J31_F32C	J31_CMNPTS,SODIMM:MOLEX,CPU:2_3GRZ_FB_512_SAMSUNG,FET:FAIR,DEVEL_BOM,GPUDEC:EXP,EEEE:F32C
639-3862	PCBA_MLB_2P_FSB_2.6_MOL_1G_HY_FAIR_J31_F325	J31_CMNPTS,SODIMM:MOLEX,CPU:2_6GRZ_FB_1G_HYDIX_A_DIE,FET:FAIR,DEVEL_BOM,GPUDEC:EXP,EEEE:F325
639-3863	PCBA_MLB_2P_FSB_2.6_FOX_1G_SAM_REN_J31_F324	J31_CMNPTS,SODIMM:FOXCONN,CPU:2_6GRZ_FB_1G_SAMSUNG,FET:REN,DEVEL_BOM,GPUDEC:EXP,EEEE:F324
639-3864	PCBA_MLB_2P_FSB_2.7_FOX_1G_HY_REN_J31_F328	J31_CMNPTS,SODIMM:FOXCONN,CPU:2_7GRZ_FB_1G_HYDIX_A_DIE,FET:REN,DEVEL_BOM,GPUDEC:EXP,EEEE:F328
639-3865	PCBA_MLB_2P_FSB_2.7_MOL_1G_SAM_FAIR_J31_F329	J31_CMNPTS,SODIMM:MOLEX,CPU:2_7GRZ_FB_1G_SAMSUNG,FET:FAIR,DEVEL_BOM,GPUDEC:EXP,EEEE:F329
607-9557	CMN_PTS_PCBA_MLB_KEPLER_J31	J31_COMMON
085-4620	J31_MLB_KEP_2P_DEVELOPMENT_BOM	J31_DEVEL:PVT

SUB BOMS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-4620	1	J31_MLB_KEP_2P_DEVELOPMENT_BOM	DEVEL	CRITICAL	DEVEL_BOM
607-9557	1	CMN_PTS_PCBA_MLB_KEP_2P_J31	CMNPTS	CRITICAL	J31_CMNPTS

BOM GROUPS

BOM GROUP	BOM OPTIONS
J31_COMMON	ALTERNATE,COMMON,J31_COMMON1,J31_COMMON2,J31_PROGPARTS,J31_PROGPARTS1,UVGLUE_J31,J31_PVT
J31_COMMON1	CPUMEM_S0,RAMCFG_SLOT,USBHUB2513B,HUB_3NONREM,SMC_PACKAGE:PROD,MOJO:YES,TBTV:P15V,SKIP_5V3V3:AUDIBLE
J31_COMMON2	BTWPR:84,TPAD:82,T29:YES,TBTVST:Y,SDRV_PD,SDRV12C:MCU,T29_DP_HPD:ALL_OR,LPCPLUS_R:YES,MEH_VDD_SLIP:GPI015,GPU:2P
J31_PROGPARTS	GMUX_PROG,IR_PROG,TPAD_PROG:FSB,ENETROM_PROG:FSB,T29ROM1_PROG,T29RCU_PROG
J31_PROGPARTS1	SMC_PROG:RR,BOOTROM_PROG:FSB
J31_PVT	VREF:PROD,XDP,XDP_CPU:BPM,BKLT:PROD,LOADISNS:NO,XWLOADISNS:NO
J31_DEVEL:ENG	DDR_VREF_DAC,VREF:ENG_M3,IVB_PPT_XDP,GMUX_JTAG_CONN,LPCPLUS_CONN:YES,BKLT:ENG,SOPGOOD_ISL,CPURIPPLE_ENG,LOADISNS:YES,XWLOADISNS:YES,DEBUG_ADC
J31_DEVEL:FSB	DDR_VREF_DAC,VREF:ENG_M3,IVB_PPT_XDP,LPCPLUS_CONN:YES,BKLT:PROD,SOPGOOD_ISL,LOADISNS:YES,XWLOADISNS:NO
J31_DEVEL:PVT	LPCPLUS_CONN:YES,XDP_CONN_CPU
IVB_PPT_XDP	XDP,XDP_CONN_PCH,XDP_CONN_CPU,XDP_CPU:BPM,XDP_PCH

BOM GROUP	BOM OPTIONS
VREF:PROD	VREFDQ:M1_M3,VREFCA:LDO
VREF:ENG_M3	VREFDQ:M1_M3,VREFCA:LDO_DAC
VREF:ENG_LDO	VREFDQ:M1_DAC,VREFCA:LDO_DAC

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33784266	1	IC,CPU_170_8,S800,PRO,81.2,2.4,450,4+2,1.25,8M,80A	U1000	CRITICAL	CPU:2_3GRZ
33784267	1	IC,CPU_170_8,S800,PRO,81.2,2.4,450,4+2,1.25,8M,80A	U1000	CRITICAL	CPU:2_6GRZ
33784268	1	IC,CPU_170_8,S800,PRO,81.2,2.4,450,4+2,1.25,8M,80A	U1000	CRITICAL	CPU:2_7GRZ
33784269	1	IC,PCB_PPT_C1,S828C,PRO,8082877	U1800	CRITICAL	
33784239	1	IC,GPU_MF_88107-029-Q0-82	U8000	CRITICAL	
33881072	1	IC,ASBP_120MTR200E,PRO,6_L231,PC80A,15X15MM,C1	U3600	CRITICAL	T29:YES
33880753	1	IC,FM643-E,13948,PRE/OC1,118M/PIC1-E,12	U4100	CRITICAL	
35383055	1	IC,PI29080112,82,8288A5000F,211,80K,0M	U9390	CRITICAL	
33380619	4	IC,SODIMM_08085,12K632,1.1,1500A,0-012,0F	U8400,U8450,U8500,U8550	CRITICAL	FB_512_MYRIB
33380620	4	IC,SODIMM_08085,12K632,1.1,1500A,0-012,0F	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_SAMSUNG
33380621	4	IC,SODIMM_08085,12K632,1.1,1500A,0-012,0F	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_SAMSUNG
33380620	4	IC,SODIMM_08085,12K632,1.1,1500A,0-012,0F	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_HYDIX_A_DIE
33380609	4	IC,SODIMM_08085,12K632,1.1,1500A,0-012,0F	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_HYDIX_M_DIE
725-1479	1	MLB_SACT178_DY_8B_CPH_PCH_T29_0P1_051	0V_GLUE_J31	CRITICAL	UVGLUE_J31
51680806	1	CONN_204P,SODIMM,SOCKET_204P,SAM_MOL_FOXCONN	J3100	CRITICAL	SODIMM:FOXCONN
516-0246	1	CONN_204P,SODIMM,SOCKET_204P,SAM_MOL_FOXCONN	J3100	CRITICAL	SODIMM:FOXCONN
51680805	1	CONN_204P,SODIMM,SOCKET_204P,SAM_MOL_MOLEX	J3100	CRITICAL	SODIMM:MOLEX
516-0245	1	CONN_204P,SODIMM,SOCKET_204P,SAM_MOL_MOLEX	J3100	CRITICAL	SODIMM:MOLEX
51680805	1	CONN_204P,SODIMM,SOCKET_204P,SAM_MOL_MOLEX	J3100	CRITICAL	SODIMM:HYBRID
516-0246	1	CONN_204P,SODIMM,SOCKET_204P,SAM_MOL_FOXCONN	J3100	CRITICAL	SODIMM:HYBRID
37680964	2	RJ45225	Q7300_08340	CRITICAL	FET:REN
37680965	2	RJ45225	Q7300_08340	CRITICAL	FET:FAIR
37680979	2	FWC3225	Q7300_08340	CRITICAL	FET:FAIR
37680874	2	FWC3225	Q7300_08340	CRITICAL	FET:REN
37680826	1	FET_8-CU_30V_3-8000M_LF_SF_0180312008	Q7030	CRITICAL	FET:REN
37680617	1	FET_8-CU_30V_3-8000M_LF_SF_0180312008	Q7030	CRITICAL	FET:REN
37680917	1	FET_8-CU_30V_3-8000M_LF_SF_0180312008	Q7030	CRITICAL	FET:FAIR
37681018	1	FET_8-CU_30V_3-8000M_LF_SF_0180312008	Q7030	CRITICAL	FET:FAIR

PD Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
452-1708	2	SOIC_8-0.35X0.25_0.14_80_3_MLF_M97	SODIMM_SCREEN,SODIMM_SCREEN	CRITICAL	
452-1708	2	SOIC_8-0.35X0.25_0.14_80_3_MLF_M97	SODIMM_SCREEN,SODIMM_SCREEN	CRITICAL	
725-1607	1	EMULATOR_GPU_J31	GPU_INSULATOR	CRITICAL	

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F327]	CRITICAL	EEEE:F327
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F32C]	CRITICAL	EEEE:F32C
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F325]	CRITICAL	EEEE:F325
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F324]	CRITICAL	EEEE:F324
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F328]	CRITICAL	EEEE:F328
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F329]	CRITICAL	EEEE:F329

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15780058	15780055		ALL	Delta alt to TDK Magnetics
15280896	15280518		ALL	SAG LAYERS ALT TO CYRTEC
15580457	15580329		ALL	SAG LAYERS ALT TO MURATA
35382805	35382603		ALL	Fairchild wafer option
12880264	12880257		ALL	Sanyo alt to Kemet
12880303	12880282		ALL	Panasonic alt to Sanyo
35383085	35381658		ALL	ST Micro alt to LT
37680972	37680612		ALL	ROHM alt to Toshiba B-FET
37680855	37680613		ALL	ROHM alt to Toshiba B-FET
13880676	13880691		ALL	MURATA alt to Samsung cap
13880652	13880648		ALL	Murata alt to Vishay Varist
13880681	13880638		ALL	ROHM alt to Vishay Varist
15280685	15280796		ALL	Delta alt to Vishay Varist
37680977	37680859		ALL	Delta alt to Vishay Varist
35382592	35383199		ALL	Delta alt to Vishay Varist
33580550	33580777		ALL	Delta alt to Vishay Varist
37180709	37180652		ALL	Delta alt to Vishay Varist
13880671	13880673		ALL	Delta alt to Vishay Varist
514-0788	514-0671		ALL	Delta alt to Vishay Varist
15580578	15580367		ALL	Delta alt to Vishay Varist
13880681	13880638		ALL	Delta alt to Vishay Varist
13880671	13880673		ALL	Delta alt to Vishay Varist
15580625	15580559		ALL	Delta alt to Vishay Varist
37680777	37680761		ALL	Delta alt to Vishay Varist
15780084	15780055		ALL	Delta alt to Vishay Varist
35383312	35383055		ALL	Delta alt to Vishay Varist
37680958	37680953		ALL	Delta alt to Vishay Varist
37681053	37680604		ALL	Delta alt to Vishay Varist
37180713	37180558		ALL	Delta alt to Vishay Varist
12880311	12880329		ALL	Delta alt to Vishay Varist
12780134	12780111		ALL	Delta alt to Vishay Varist
12780127	12780090		ALL	Delta alt to Vishay Varist
19780431	19780432		ALL	BADAK 10870230
19780434	19780343		ALL	BADAK 10799227
19780435	19780343		ALL	BADAK 10799227

Programmables - All Builds

PSOC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
34183099	1	IC,TP,PROG,88M,PVT,PVT,J31	U5701	CRITICAL	TPAD_PROG:PROT00
34183351	1	IC,TP,PROG,88M,PVT,J31	U5701	CRITICAL	TPAD_PROG:PROT01
34183227	1	IC,TP,PROG,88M,PVT,88M003-02,J31	U5701	CRITICAL	TPAD_PROG:PROT03
34183489	1	IC,TP,PROG,88M,PVT,J31	U5701	CRITICAL	TPAD_PROG:FSB
34183522	1	IC,TP,PROG,88M,PVT,J31	U5701	CRITICAL	TPAD_PROG:FSB

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
34182830	1	IC,CPLD,LATTICE,60K,831/831P,J31	U9600	CRITICAL	GMUX_PROG
33680042	1	IC,FPGA,LATTICE,10K,831/831P,831P,J31	U9600	CRITICAL	GMUX_BLANK
34182384	1	IC,ENOC8E_11,CYC74C433-00C	U4800	CRITICAL	IR_PROG
34183430	1	IC,T29,8288A5000F,211,80K,0M	U3690	CRITICAL	T29ROM:PROG
33580777	1	IC,EEPROM,8288A5000F,211,80K,0M	U3690	CRITICAL	T29ROM:BLANK
34183365	1	IC,PROGROM,LPC1112A,T29 ROM,80K,PVT,SOP28,J31	U9330	CRITICAL	T29RCU:PROG
33783997	1	IC,ROM,S8085,12K632,1.1,1500A,0-012,0F	U9330	CRITICAL	T29RCU:BLANK
33580852	1	IC,GPUR0M,J31,BLANK	U8701	CRITICAL	GPUR0M:BLANK

ETHERNET ROM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33580663	1	IC,FLASH,SERIAL,8K1,1MBIT,27T,8P,800C	U3990	CRITICAL	ENETROM:BLANK
34183096	1	IC,ENET ROM,1MBIT,PVT,PVT,831/831P,J31	U3990	CRITICAL	ENETROM_PROG:PROT03
34183492	1	IC,PROGROM,ENET,80K,FSB_280/J31	U3990	CRITICAL	ENETROM_PROG:FSB

SMC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33880895	1	IC,SMC,S82/2117,80KX8M,T2P	U4900	CRITICAL	SMC:BLANK
34183258	1	IC,SMC,DEVELOPMENT-PROT00,J31	U4900	CRITICAL	SMC_PROG:PROT00
34183294	1	IC,SMC,DEVELOPMENT-PROT01,J31	U4900	CRITICAL	SMC_PROG:PROT01
34183401	1	IC,SMC,EXTERNAL-PROT02,PROT03,J31	U4900	CRITICAL	SMC_PROG:PROT03
34183481	1	IC,SMC,EXTERNAL,FSB,12,1A83,A3,J31	U4900	CRITICAL	SMC_PROG:A3_FSB
34183296	1	IC,SMC,EXTERNAL,FSB,12,1A83,A3,J31	U4900	CRITICAL	SMC_PROG:FSB
34183297	1	IC,SMC,EXTERNAL,818KRAM,J31	U4900	CRITICAL	SMC_PROG:RR

EPT ROM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33580740	1	64 MBIT EPT SERIAL DUAL I/O FLASH	U6100	CRITICAL	BOOTROM:BLANK
34183257	1	IC,EPT,ROM,PROT00, J31	U6100	CRITICAL	BOOTROM_PROG:PROT00
34183344	1	IC,EPT,ROM,PROT01, J31	U6100	CRITICAL	BOOTROM_PROG:PROT01
34183419	1	IC,EPT,ROM,PROT02, J31	U6100	CRITICAL	BOOTROM_PROG:PROT02
34183454	1	IC,EPT,ROM,PROT03, J31	U6100	CRITICAL	BOOTROM_PROG:PROT03
34183510	1	IC,EPT,ROM,PROG-FSB, J31	U6100	CRITICAL	BOOTROM_PROG:FSB
34183476	1	IC,EPT,ROM,FSB, J31	U6100	CRITICAL	BOOTROM_PROG:FSB

SYNC MASTER=K17 REF SYNC DATE=05/28/2009


**BOM Configuration**

Apple Inc.

DRAWING NUMBER: 051-9585  
REVISION: 3.0.0

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 5 OF 132  
SHEET: 5 OF 105



NO TEST=TRUE	
TP CHGR BOOT	TP CPUIMVP_BOOT2
TP CHGR_ICOMP_RC	TP CPUIMVP_BOOT2G_RC
TP CHGR_LGATE	TP CPUIMVP_BOOT2G_RC
TP CHGR_PHASE	TP CPUIMVP_BOOT3
TP CHGR_VCOM	TP CPUIMVP_BOOT3_RC
TP CPU_VCCSENSE_DIV	TP CPUIMVP_BOOT4
TP CPUIMVP_ANG1_SHUB	TP CPUIMVP_BOOT4G
TP CPUIMVP_ANG2_SHUB	TP CPUIMVP_BOOT4G
TP CPUIMVP_BOOT1	TP CPUIMVP_BOOT4G
TP CPUIMVP_BOOT1_RC	TP CPUIMVP_BOOT4G
TP CPUIMVP_BOOT1G	TP CPUIMVP_BOOT4G
TP CPUIMVP_BOOT1G_R	TP CPUIMVP_BOOT4G
TP CPUIMVP_LGATE1	TP CPUIMVP_BOOT4G
TP CPUIMVP_LGATE1G	TP CPUIMVP_BOOT4G
TP CPUIMVP_LGATE2	TP CPUIMVP_BOOT4G
TP CPUIMVP_LGATE2G	TP CPUIMVP_BOOT4G
TP CPUIMVP_LGATE3	TP CPUIMVP_BOOT4G
TP CPUIMVP_P11_SHUB	TP CPUIMVP_BOOT4G
TP CPUIMVP_P12_SHUB	TP CPUIMVP_BOOT4G
TP CPUIMVP_P13_SHUB	TP CPUIMVP_BOOT4G
TP CPUIMVP_PHASE1	TP CPUIMVP_BOOT4G
TP CPUIMVP_PHASE2	TP CPUIMVP_BOOT4G
TP CPUIMVP_PHASE3	TP CPUIMVP_BOOT4G
TP CPUIMVP_SKIP	TP CPUIMVP_BOOT4G
TP CPUIMVP_SLEW	TP CPUIMVP_BOOT4G
TP CPUIMVP_TONN	TP CPUIMVP_BOOT4G
TP CPUIMVP_TONN	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN1	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN2	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN3	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN4	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN5	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN6	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN7	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN8	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN9	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN10	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN11	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN12	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN13	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN14	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN15	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN16	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN17	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN18	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN19	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN20	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN21	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN22	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN23	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN24	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN25	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN26	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN27	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN28	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN29	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN30	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN31	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN32	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN33	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN34	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN35	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN36	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN37	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN38	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN39	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN40	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN41	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN42	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN43	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN44	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN45	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN46	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN47	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN48	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN49	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN50	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN51	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN52	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN53	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN54	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN55	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN56	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN57	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN58	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN59	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN60	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN61	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN62	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN63	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN64	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN65	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN66	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN67	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN68	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN69	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN70	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN71	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN72	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN73	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN74	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN75	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN76	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN77	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN78	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN79	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN80	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN81	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN82	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN83	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN84	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN85	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN86	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN87	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN88	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN89	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN90	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN91	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN92	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN93	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN94	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN95	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN96	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN97	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN98	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN99	TP CPUIMVP_BOOT4G
TP CPUIMVP_VEN100	TP CPUIMVP_BOOT4G

Functional / ICT Test


Apple Inc. 051-9585


REVISION: 3.0.0


DATE: 04/27/2016

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE. I NOT TO REPRODUCE OR COPY IT. I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART. I ALL RIGHTS RESERVED.

6 OF 105




SYNC MASTER=J31 MLB  
 SYNC DATE=08/29/2011  
 PAGE TITLE  

**Apple Inc.**  
 DRAWING NUMBER: 051-9585  
 REVISION: 3.0.0  
 SIZE: D  
 BRANCH:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 PAGE: 8 OF 132  
 SHEET: 7 OF 105



SYNC MASTER=K18 MLB		SYNC DATE=04/27/2016	
PAGE TITLE			
<b>Signal Aliases</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	9 OF 132
		SHEET	8 OF 105





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0066	1	RES.MTS.F12M,1/16W,1K,0402,SMD,LF	R1031		EDP:YES
116S0090	1	RES.MTS.F12M,1/16W,10K,0402,SMD,LF	R1031		EDP:NO

CFG [7] : PEG DEPER TRAINING 1 = (DEFAULT) IMMEDIATELY APTER xxRESSETS 0 = WAIT FOR BIOS  
 CFG [6:5] : PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4  
 CFG [4] : EDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED  
 CFG [3] : PCIE X4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED  
 CFG [2] : PCIE X16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED


CPU DMI/PEG/FDI/RSVD

Apple Inc.


DRAWING NUMBER: 051-9585  
 REVISION: 3.0.0  
 SIZE: D

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED

PAGE: 10 OF 132  
 SHEET: 9 OF 105




PAGE TITLE CPU CLOCK/MISC/JTAG		
Apple Inc.	DRAWING NUMBER	051-9585
	REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH
		PAGE 11 OF 132
		SHEET 10 OF 105




SYNC DATE=06/15/2010

PAGE TITLE		DRAWING NUMBER		SIZE
CPU DDR3 INTERFACES		051-9585		D
Apple Inc.		REVISION		3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		12 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		11 OF 105
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



NOTE: Intel validation sense lines per doc 439028 rev1.0  
 HR\_PPDG sections 6.2.1 and 6.3.1.

SYNC MASTER=K92_MLB		SYNC DATE=08/03/2010	
<b>CPU POWER</b>			
	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH
			PAGE
			13 OF 132
			SHEET
			12 OF 105




PAGE TITLE		CPU POWER AND GND	
Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	14 OF 132
		SHEET	13 OF 105

### CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 8x 1uF 0402 (NOSTUFF)  
 Apple Implementation: 4x 470uF 4mOhm (NOSTUFF), 16x 22uF 0603, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0603 (NOSTUFF)


PLACEMENT\_NOTE (C1600-C16C7):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1620-C1623):

Place near U1000 on bottom side




PLACEMENT\_NOTE (C1624-C16D5):

Place near inductors on bottom side



PLACEMENT\_NOTE (C1640-C1645):

Place near inductors on bottom side.




### CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402  
 Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402


PLACEMENT\_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1672-C1681):


Place near U1000 on bottom side




Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



### CPU VCCPLL DECOUPLING




PAGE TITLE		DRAWING NUMBER		SIZE
CPU DECOUPLING-I		051-9585		D
Apple Inc.		REVISION		3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		16 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		14 OF 105
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

### VAXG DECOUPLING

Intel recommendation: 2x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 6x 22uF 0805, 2x 22uF 0805 (NOSTUFF), 8x 10uF 0603, 2x 10uF 0603 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)  
 Apple Implementation: 2x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 6x 22uF 0603, 2x 22uF 0603 (NOSTUFF), 6x 10uF 0402, 2x 10uF 0402 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)


PLACEMENT\_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT\_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT\_NOTE (C1734-C1735):




### CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402  
 Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT\_NOTE (C1738-C1747):


Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






### CPU VCCSA DECOUPLING


Intel recommendation: 1x 330uF, 3x 10uF 0603, 3x 1uF 0402  
 Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT\_NOTE (C1758-C1762):

Place on bottom side of U1000



PAGE TITLE		SYNC MASTER=K92 MLB		SYNC DATE=08/19/2010	
CPU DECOUPLING-II					
Apple Inc.		DRAWING NUMBER	051-9585	SIZE	D
		REVISION	3.0.0		
NOTICE OF PROPRIETARY PROPERTY:				BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:				PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				17 OF 132	
II NOT TO REPRODUCE OR COPY IT				SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				15 OF 105	
IV ALL RIGHTS RESERVED					




Connect to ENET\_MEDIA\_SENSE via alias if HDA = 3.3V.  
Connect to ENET\_MEDIA\_SENSE via 12K R if HDA = 1.5V.  
If HDA = S0, must also ensure that signal cannot be high in S3.


Unused clock terminations for FCIM Mode

PAGE TITLE		SYNC DATE=06/02/2011	
PCH SATA/PCIe/CLK/LPC/SPI		DRAWING NUMBER	051-9585
Apple Inc.		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	3.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	18 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	16 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	





SYNC MASTER=J5 MLB		SYNC DATE=05/26/2011	
PAGE TITLE			
<b>PCH DMI/FDI/PM/Graphics</b>			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		051-9585	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		3.0.0	
		PAGE	19 OF 132
		SHEET	17 OF 105



OMIT\_TABLE

U1800	PANTHERPOINT	MOBILE	FCBGA	(5 OF 10)
NCX	BG26	TP1		
NCX	BJ26	TP2		
NCX	BH25	TP3		
NCX	BJ16	TP4		
NCX	BG16	TP5		
NCX	AH38	TP6		
NCX	AH37	TP7		
NCX	AK43	TP8		
NCX	AK45	TP9		
NCX	C18	TP10		
NCX	H30	TP11		
NCX	H3	TP12		
NCX	AH12	TP13		
NCX	AM4	TP14		
NCX	AM5	TP15		
NCX	Y13	TP16		
NCX	K24	TP17		
NCX	L24	TP18		
NCX	AM46	TP19		
NCX	AM45	TP20		
NCX	B21	TP21		
NCX	M20	TP22		
NCX	AY16	TP23		
NCX	BG46	TP24		

RSVD1	AX7	X NC
RSVD2	AV7	X NC
RSVD3	AU3	X NC
RSVD4	BG4	X NC
RSVD5	AT10	X NC
RSVD6	BC8	X NC
RSVD7	AH2	X NC
RSVD8	AT4	X NC
RSVD9	AT3	X NC
RSVD10	AT1	X NC
RSVD11	AX3	X NC
RSVD12	AT5	X NC
RSVD13	AV3	X NC
RSVD14	AV1	X NC
RSVD15	BB1	X NC
RSVD16	BA3	X NC
RSVD17	BB5	X NC
RSVD18	BB3	X NC
RSVD19	BB7	X NC
RSVD20	BB8	X NC
RSVD21	BD4	X NC
RSVD22	BF6	X NC
RSVD23	AV5	X NC
RSVD24	AV10	X NC
RSVD25	AT8	X NC
RSVD26	AX5	X NC
RSVD27	BA2	X NC
RSVD28	AT12	X NC
RSVD29	BF3	X NC

SYNC MASTER=J31 ANNE SYNC DATE=06/02/2011

PAGE TITLE: PCH PCI/USB/TP/RSVD

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 20 OF 132 SHEET: 18 OF 105

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.  
Systems with chip-down memory should add pull-downs on another page and set straps per software.

D

D

C



C

B


B

A


A





SYNC MASTER=J31 ANNE		SYNC DATE=06/02/2011	
PCH GPIO/MISC/NCTF			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	21 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J5 MLB		SYNC DATE=03/21/2011	
PAGE TITLE			
<b>PCH POWER</b>			
Apple Inc.		DRAWING NUMBER	SIZE
051-9585		REVISION	D
3.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		22 OF 132	
SHEET		20 OF 105	




SYNC MASTER=J5 MLB		SYNC DATE=03/21/2011	
<b>PCH GROUNDS</b>			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 132
		SHEET	21 OF 105



SYNC MASTER=J5 MLB		SYNC DATE=05/26/2011	
<b>PCH DECOUPLING</b>			
		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	24 OF 132
		SHEET	22 OF 105

PCH VCCIO BYPASS  
PCH VCC3\_3 BYPASS  
(PCH PCI 3.3V PWR)



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: XDP\_DBRESET\_L pulled-up to 3.3V on PCH Support Page


1K series R on PCH Support Page

**PCH/XDP Signal Isolation Notes:**  
- Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.  
Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.  
- For isolated GPIOS:  
- 'Output' non-XDP signals require pulls.  
- 'Output' PCH/XDP signals require pulls.


R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

SYNC MASTER=J31 ANNE		SYNC DATE=06/09/2011	
PAGE TITLE			
<b>CPU &amp; PCH XDP</b>			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	25 OF 132
		SHEET	23 OF 105


### GPIO Glitch Prevention




### Ethernet WAKE# Isolation




### PCH Reset Button




### SDCONN\_STATE\_CHANGE



### ENET\_MEDIA\_SENSE ISOLATION CIRCUIT




### Platform Reset Connections




### System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO\_25M\_A: SB power rail for XTAL circuit.  
 VDDIO\_25M\_B: Ethernet power rail for XTAL circuit.  
 VDDIO\_25M\_C: T29 power rail for XTAL circuit.  
 NOTE: VDD\_25M must be powered if any VDDIO\_25M\_x is powered.



PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.

### PCH ME Disable Strap



SYNC MASTER=K92_MLB		SYNC DATE=07/06/2010	
Chipset Support			
Apple Inc.		DRAWING NUMBER	051-9585
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.0.0
		PAGE	26 OF 132
		SHEET	24 OF 105



# USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON\_REM 1 : NON\_REM 0  
 0 : 0  
 1 : 1  
 1 : 1


STRAP PIN CFG  
 ALL PORTS ARE REMOVABLE  
 PORT 1 IS NON REMOVABLE  
 PORT 1&2 ARE NON REMOVABLE  
 PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON\_REMOVABLE DEVICE REGISTER 09H



## BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
33880923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
33880983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B

J5 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B  
 J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B




J5 USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION  
 J3X USE 197S0284 FOR Y2700 TO SAVE COST



TO CONNECT TP/KB TO PCH XHCI  
 NOSTUFF R5701 & R5702, STUFF R2720 & R2721

## USB XHCI/EHCI2 PORT MUX FOR EXT B



PCH PORT 9 (EHCI2)  
 PCH PORT 1 (XHCI)

SYNC MASTER=J31 LINDA		SYNC DATE=09/16/2011	
<b>USB HUB &amp; MUX</b>			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	27 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	25 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.

WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.

$P1V5CPU\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) * PM\_SLP\_S4\_L$   
 $MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) * PM\_SLP\_S3\_L$   
 $MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L$




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPUMEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPUMEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

### 1V5 S0 "PGOOD" for CPU



### MEMVTT Clamp

Ensures CKE signals are held low in S3



SYNC MASTER=K18\_MLB SYNC DATE=04/27/2010

CPU Memory S3 Support

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 28 OF 132 SHEET: 26 OF 105


Page Notes

Power aliases required by this page:  
 -PP1V5\_S3\_MEM\_A  
 -PP1V5\_S3\_MEM\_A  
 -PP0V75\_S3\_MEM\_VTT\_A  
 -PP0V75\_S3\_MEM\_VTT\_A  
 -PP0V75\_S3\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
 -I2C\_S0D1MMA\_SCL  
 -I2C\_S0D1MMA\_SDA

SDM options provided by this page:  
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



SYNC MASTER=K92 SUMA		SYNC DATE=06/23/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector A		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		29 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		27 OF 105	


"Factory" (top) slot

See CSA05 BOM table






SD Card Connector



SD Not Inserted, CARD\_DETECT is OPEN.  
 CAESAR-IV Card Detect is programmable,  
 but a Silicon bug makes the active  
 high case unusable.


SD Detect & Reset Logic

SDCONN\_DETECT Debounce, Inversion, Detect-Changed PCH GPIO Latch Circuit  
 Converts SDCONN from active-low level signal to active-high pulses.




SD Card 3.3V Overcurrent Protection

TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



SYNC MASTER=J31 YONAS		SYNC DATE=10/25/2011	
<b>SD Card Connector</b>			
		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	33 OF 132
		SHEET	30 OF 105

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



### Page Notes

Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF  
 - =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 DDRVREF\_DAC - Stuffs Apple margining circuit.  
 VREFDQ:LDO - LDO outputs sent to DQ inputs.  
 VREFDQ:LDO\_DAC - Margined LDO outputs sent to DQ inputs.  
 VREFDQ:M1\_M3 - CPU margined DDR voltage divider sent to DQ inputs.  
 VREFDQ:M1\_DAC - DAC margined DDR voltage divider sent to DQ inputs.  
 VREFCA:LDO - LDO outputs sent to CA inputs.  
 VREFCA:LDO\_DAC - DAC margined LDO outputs sent to CA inputs.

RST\* on 'platform reset' so that system watchdog will disable margining.  
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:  
 DDR3 (1.5V) 7.70mV per step  
 DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0,58,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0,58,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1K,18,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,18,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=J31 ANNE SYNC DATE=06/09/2011

DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED

PAGE: 34 OF 132  
 SHEET: 31 OF 105



3V S3 WLAN PBT	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	1 A (EDP)

CRITICAL  
Q3550  
DMP2018LFK  
DFN2563-6



### AIRPORT


### BLUETOOTH

Supervisor & CLKFREG # Isolation  
Delay = 60 ms +/- 20%

### ALS CAMERA

SYNC MASTER=J30 MLB		SYNC DATE=11/11/2011	
PAGE TITLE <b>X19/ALS/CAMERA CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER 051-9585	SIZE D
		REVISION 3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 35 OF 132	SHEET 32 OF 105





SYNC MASTER=T29\_REF SYNC DATE=06/14/2011  
PAGE TITLE

**Thunderbolt Host (1 of 2)**


Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D  
REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCH: \_\_\_\_\_  
PAGE: 36 OF 132  
SHEET: 33 OF 105

NOTE: All unused LSEO/EO pairs should be aliased together. Other signals okay to float (TP/NC).



Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=T29_REF		SYNC DATE=06/14/2011	
PAGE TITLE <b>Thunderbolt Host (2 of 2)</b>			
Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	37 OF 132
		SHEET	34 OF 105


# Page Notes

Power aliases required by this page:  
 - =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 - =PP15V\_TBT\_REG (15V Boost Output)  
 - =PP3V3\_S0\_P3V3TBTFTET (3.3V FET Input)  
 - =PP3V3\_TBT\_FET (3.3V FET Output)  
 - =PP3V3\_S0\_TBTWRCNTL  
 - =PP1V05\_S0\_P1V05TBTFTET (1.05V FET Input)  
 - =PP1V05\_TBT\_FET (1.05V FET Output)


Signal aliases required by this page:  
 - =TBT\_CLKREQ\_L  
 - =TBT\_RESET\_L

BOM options provided by this page:  
 TBTBST:Y - Stuffs 15V boost circuitry.


# Thunderbolt 15V Boost Regulator




## Supervisor & CLKREQ# Isolation



## 3.3V Thunderbolt Switch



## 1.05V Thunderbolt Switch



Thunderbolt Power Support	
Apple Inc.	DRAWING NUMBER: 051-9585
REVISION: 3.0.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY:	BRANCH:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE: 38 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET: 35 OF 105
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR\_DISABLE below. If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2\_S3\_ENET\_PHY. If enabled: VDD/VDDP connect to =PP3V3\_S3\_ENET\_PHY (add bypassing), LX connects to inductor. Special Star routing needed on these pins. Decoupling on Pg 37.

D

D

C

C

B


B

A

A


72 36 24 7 =PP3V3\_ENET\_PHY  
281mA (1000base-T max power, Caesar IV)

=PP1V2\_ENET\_PHY 7  
??mA (1000base-T, Caesar V)



PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)



NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.  
NOTE: ENETM requires SI pull-down instead of SO.


SYNC MASTER=K91 ERIC		SYNC DATE=10/11/2011	
PAGE TITLE			
ETHERNET PHY (CAESAR IV)			SIZE
Apple Inc.		DRAWING NUMBER	D
		051-9585	
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	39 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# Page Notes


Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



SYNC MASTER=K91 TRINHNI		SYNC DATE=05/26/2010	
Ethernet Connector			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	37 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K18 MLB		SYNC DATE=04/27/2011	
PAGE TITLE			
<b>FireWire LLC/PHY (FW643)</b>			
		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	41 OF 132
		SHEET	38 OF 105
		SIZE	D

# Page Notes

Power aliases required by this page:

- =PPBUS\_S5\_FWPWRSW (FW VP FET Input)
- =PPBUS\_FW\_FET (FW VP FET Output)
- =PP3V3\_FW\_P3V3FWFET (3.3V FET Input)
- =PP3V3\_FW\_FET (3.3V FET Output)
- =PP3V3\_FW\_FPHY (PHY 3.3V Power)
- =PP3V3\_S0\_FWLATEVG
- =PP3V3\_S0\_FWPWRCTL
- =PP1V05\_S0\_FWPWRCTL (5KPD Bias Rail)
- =PP1V05\_FW\_P1V05FWFET (1.0V FET Input)
- =PP1V0\_FW\_FET\_R (1.0V FET Output)
- =PP1V0\_FW\_FPHY (PHY 1.0V)


Signal aliases required by this page:

- =FW\_CLKREQ\_L
- =FW\_PME\_L


BOM options provided by this page:

(NONE)

## FireWire Port Power Switch




## Supervisor & CLKREQ# Isolation




## FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair. Host can detect as load on TPBIAS signal. Current source only active when FW\_PWR\_EN is low.



## FireWire PHY WAKE# Support


When PHY is powered, FW\_5KPD\_DET\_L acts as legacy PME# signal.



- Dual-purpose output:
- 1) 5K Pull-down Detect when FW\_PWR\_EN is low.
  - 2) FW643 WAKE# (PME#) when PHY is powered.


Pull-up provided on another page.

## 3.3V FW Switch



U4201 & U4202	
Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max
Max Output: 2A	

## 1.0V FW Switch



LSI FireWire PHY requires 1.0V. To avoid an extra power supply, 1.05V is used with a series R to reduce voltage.

SYNC MASTER=K91 MLB		SYNC DATE=06/17/2011	
PAGE TITLE			
FireWire Port & PHY Power			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	42 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# Page Notes

Power aliases required by this page:  
 - =PPVP\_FW\_PORT1  
 - =PPVP\_FW\_PHY\_CPS\_FET (From Port)  
 - =PPVP\_FW\_PHY\_CPS (To PHY)  
 - =PP3V3\_FW\_FWPHY  
 - =PP3V3\_S0\_FWLATEVG

Signal aliases required by this page:  
 - =FW\_PHY\_DS0  
 - =FW\_PHY\_DS1  
 - =FW\_PHY\_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:  
 (NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


## FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.  
 FET blocks current to TPCPS until VDD33 is powered.




## Unused FireWire Ports

Disabled per LSI instructions  
 (All unused port signals TP/NC)




## FireWire PHY Config Straps

Configures PHY for:  
 - Port "1" Bilingual (1394B)



## Termination


Place close to FireWire PHY



## Cable Power

CRITICAL  
 L4310  
 FERR-250-OHM

Note: Trace PPVP\_FW\_PORT1 must handle up to 5A




SYNC MASTER=T27_REF		SYNC DATE=06/10/2010	
PAGE TITLE			
<b>FireWire Connector</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		3.0.0	
		PAGE	
		43 OF 132	
		SHEET	
		40 OF 105	




### ODD Power Control

Note: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.




### SATA ODD Connector



### SATA OOB Comparator

Notes:  
OOBD2R was OOB\_TEMP, from SSD, to SMC  
OOBR2D was TEMP\_CTL, from SMC, to SSD


### SATA HDD Connector (Gen3)



### SATA Redriver

Internally PD -150K  
Write:0xB6 Read:0xB7


ADDR1	ADD0	Address (R/W)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9




C4518 & C4517 Placement Note:  
It is critical that these two should be near  
to U1800 pin AM1 and AM3.

SYNC MASTER=J31 YONAS		SYNC DATE=11/17/2011	
PAGE TITLE			
SATA Redriver/Conn, IR, SIL			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	SIZE
		45 OF 132	
SHEET		TOTAL SHEETS	
41 OF 105			


### USB Port Power Switch



### USB Port A (Front Port)




### Mojo SMC Debug Mux



SYNC MASTER=J31 LINDA		SYNC DATE=09/21/2011	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


# USB Port B (Back Port)




NOTE: Swapped pin4 and 5, pin6 and 7 for layout.

SYNC MASTER=J30_MLB		SYNC DATE=08/04/2011	
External B USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		47 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		43 OF 105	
IV ALL RIGHTS RESERVED			

# IR SUPPORT



SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
Front Flex Support			
DRAWING NUMBER		SIZE	
051-9585		D	
REVISION		BRANCH	
3.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
48 OF 132		44 OF 105	




NOTE:  
 SMS Interrupt can be active high or low, rename net accordingly.  
 If SMS interrupt is not used, pull up to SMC rail.

NOTE:  
 Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J31 YONAS		SYNC DATE=12/19/2011	
<b>SMC</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	49 OF 132
		SHEET	45 OF 105


### SMC Reset "Button", Supervisor & AVREF Supply




### Debug Power "Buttons"




### SMC Crystal Circuit




### System (Sleep) LED Circuit




### S4 HPD SMC Wake Source




### BATLOW# Isolation




### SMC12 Peci Support



### SMC12 SPI Support



### SMC12 Eng Pkg Support




SYNC MASTER=J31 YONAS		SYNC DATE=01/19/2012	
<b>SMC Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-9585	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	3.0.0
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	50 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	46 OF 105
IV ALL RIGHTS RESERVED			

D

D


### LPC+SPI Connector



C

C

### SPI Bus Series Termination




B

B

A

A

SYNC MASTER=J5 MLB		SYNC DATE=05/26/2011	
PAGE TITLE			
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		51 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		47 OF 105	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
SMBus Connections		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		52 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		48 OF 105	


SMLink 1 is slave port to access PCH & CPU via PECL.




**GPU Core Load Side Current Sense (IG0C)**

Gain: 130.2x, EDP: 25 A  
 Rsense: 0.001 (R8940)  
 V across Rsense: 25 mV  
 Gain needed: 132.0x

Gain Number needs Updating!




**PBUS Voltage Sense & Enable (VP0R)**




**CPU VCCIO 1.05V Load Side Current Sense (IC1C)**

Gain: 161.5x, EDP: 20 A  
 Rsense: 0.001 (R7640)  
 V across Rsense: 20 mV  
 Gain needed: 165x




**DC-In Voltage Sense & Enable (VD0R)**




**CPU VCCSA Load Side Current Sense (IC2C)**


Gain: 549x, EDP: 6A  
 Rsense: 0.001 (R7140)  
 V across Rsense: 6mV  
 Gain needed: 550x




**CPU Core Voltage Sense (VC0C)**




**CPU VCCSA Voltage Sense (VC2C)**



**AXG Core Voltage Sense (VN0C)**




**GPU Core Voltage Sense (VG0C)**



**DDR 1.5V S3 (Memory) Current Sense (IM0C)**

Gain: 200x, EDP: 9A  
 Rsense: 0.001 (R5370)  
 V across Rsense: 9 mV  
 Gain needed: 336.7x



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780008	3	RES, 100K, 201	C5358, C5327, C5367		LOADISNS:NO

SYNC MASTER=J31 YONAS SYNC DATE=01/19/2012

**Power Sensors: Load Side**

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

BRANCH:


PAGE: 53 OF 132

SHEET: 49 OF 105

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


**CPU High Side Current Sense (IC0R)**

Gain: 50x, EDP: 22.8 A  
 Rsense: 0.003 (R5400)  
 V across Rsense: 68.4 mV  
 Gain needed: 48.25x




**GPU High Side Current Sense (IG0R)**

Gain: 200x, EDP: 5.2 A (Kepler)  
 Rsense: 0.003 (R5410)  
 V across Rsense: 15.6 mV  
 Gain needed: 211.54x (Kepler)




**OTHER High Side Current Sense (IO0R)**

Gain: 50x, EDP: 10.3 A  
 Rsense: 0.005 (R5430)  
 V across Rsense: 51.5 mV  
 Gain needed: 64.1x




**Charger (BMON Prod) Current Sense (IPBR)**

Charger Gain: 36x  
 Rsense: 0.010 (R7050)  
 Max Measured I: 9.2 A




**DC-In (AMON) Current Sense (ID0R)**

Charger Gain: 20x  
 Rsense: 0.020 (R7020)  
 Max Measured I: 8.3 A




**CPU Core Load Side Current Sense (IC0C)**

Gain: 136.1x, EDP: 97 A  
 Rsense: 3x of 0.00075 (R7510, R7520, R7530), Rsum: 0.00025.  
 V across Rsense: 24.25 mV  
 Gain needed: 136.1x



**AXG Core Load Side Current Sense (IN0C)**

Gain: 185.5x, EDP: 46 A  
 Rsense: 2x of 0.00075 (R7550, R7560), Rsum: 0.000375.  
 V across Rsense: 17.25 mV  
 Gain needed: 191.3x



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780008	2	RES,100K,201	C5451,C5461		LOADISNS:NO

SYNC MASTER=J31 YONAS SYNC DATE=10/25/2011

Power Sensors: High Side, CPU, AXG

Apple Inc.


DRAWING NUMBER: 051-9585  
 REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 54 OF 132  
 SHEET: 50 OF 105


**Thermal Sensor A:**  
GPU Proximity, GPU Die, Left Heat Pipe, Right Fin Stack

I2C Write: 0x98, I2C Read: 0x99




**Thermal Sensor B:**  
CPU Proximity, Memory Proximity, T29/PCH Proximity, LVDS Proximity (Airflow)


I2C Write: 0x98, I2C Read: 0x99



**Thermal Sensor: T29 Die**




SYNC MASTER=J31 YONAS		SYNC DATE=09/08/2011	
PAGE TITLE: Thermal Sensors			
Apple Inc.		DRAWING NUMBER: 051-9585	SIZE: D
		REVISION: 3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE: 55 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 51 OF 105	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE Fan Connectors			
DRAWING NUMBER 051-9585		SIZE D	
REVISION 3.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 56 OF 132	
		SHEET 52 OF 105	

# PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER




## TPAD Buttons Disable




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	80UA			0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	14MA (MAX)			0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

# Keyboard Connector



## SMC Manual Reset & Isolation


Left shift, option & control keys combined with power button cause SMC RESET# assertion.  
Keys ANDED with MSP power to isolate when MSP is not powered. No IPD on OE input pin PP3V3\_S4 (symbol error).




SYNC MASTER=J30 MLB		SYNC DATE=06/10/2011	
<b>WELLSPRING 1</b>			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 132
		SHEET	53 OF 105

## BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
  - DROOP LINE REGULATION
  - RIPPLE TO MEET ERS
  - 100-300 KHZ CLEAN SPECTRUM
  - STARTUP TIME LESS THAN 2MS
  - R5812,R5813,C5818 MODIFIED




## IPD Flex Connector




PIN 21 IS NC ON CUMULUS FLEX  
PIN 18 IS NC ON Z2 FLEX

## Keyboard Backlight Driver & Detection




To detect Keyboard backlight, SMC will tristate and read SMC\_SYS\_KBDLED:  
If LOW, keyboard backlight present  
If HIGH, keyboard backlight not present  
R5853 always stuffed, R5854 only grounded when KB BL flex connected.

## Keyboard Backlight Connector




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
35383085	1	IC,REG,2.1-STEP,1.8V,100MA,2200PM-6	U5850	CRITICAL	

SYNC MASTER=J31 LINDA		SYNC DATE=07/01/2011	
PAGE TITLE			
WELLSPRING 2			
Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		58 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		54 OF 105	
IV ALL RIGHTS RESERVED			




SYNC MASTER=J31 YONAS		SYNC DATE=08/11/2011	
<b>Digital Accelerometer</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		59 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		55 OF 105	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K91 BEN		SYNC DATE=06/08/2010	
PAGE TITLE			
SPI ROM			
		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 132
		SHEET	56 OF 105
		SIZE	D






4.5V POWER SUPPLY FOR CODEC  
APPLE P/N 353S2234

NOTES ON CODEC usage

Hpamp of Codec enabled  
DAC1 FSOUTPUT= 1.34VRMS  
DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
DAC2/3 FSOUTPUTSE= 1.34VRMS



SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
DRAWING NUMBER		SIZE	
051-9585		D	
REVISION		BRANCH	
3.0.0		PAGE	
NOTICE OF PROPRIETARY PROPERTY:		62 OF 132	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		57 OF 105	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


8 7 6 5 4 3 2 1

D  
C  
B  
A

D  
C  
B  
A

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS  
 NET RIN = 18K OHMS  
 FC = 0.36 HZ  
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS




SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
<b>AUDIO: LINE INPUT FILTER</b>			
		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	63 OF 132
		SHEET	58 OF 105

8 7 6 5 4 3 2 1

# EXTERNAL (HEADSET) MIC INPUT CIRCUITRY

APN: 353S3066 as of July 2011

U6400 should get VDD from battery. Should be powered all the time.



I2C ADDRESSES: CHS uses SMBus 0 connections  
 CHS U6400 READ 0111 0111 0x77  
 CHS U6400 WRITE 0111 0110 0x76

SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE <b>AUDIO: DETECT/MIC BIAS</b>			
DRAWING NUMBER 051-9585		SIZE D	
REVISION 3.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 64 OF 132	
		SHEET 59 OF 105	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2

1

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



8

7

6

5

4




3

2

1

3X MONO SPEAKER AMPLIFIERS (SSM2375)  
 APN: 353S2958 as of July 2011  
 GAIN = +3 DB Rin=80k irrespective of gain  
 1ST ORDER FC (L&R) = -737 HZ  
 1ST ORDER FC (SUB) = -90 HZ

Gain Pin	Gain dB
Connect to VDD	6
Connect to VDD through 47k	12
Not connected	3
Connect to GND through 47k	9
Connect to GND	0



SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
<b>AUDIO: SPEAKER AMP</b>			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	66 OF 132
		SHEET	61 OF 105

8

7

6

5



4

3



2

1

AUDIO JACK 1 LO/HP JACK, SPDIF TX



AUDIO JACK 2 LINE IN JACK, SPDIF RX



AUDIO JACK 2 LINE IN JACK, SPDIF RX

SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
<b>AUDIO: JACKS</b>			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	67 OF 132
		SHEET	62 OF 105

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX02 (2)	OX02 (2)	OX09 (9,A)	NA	OX09 (Jack Detect A)
SATELLITES	OX04 (4)	OX04 (4)	OX0B (11)	GPIO_3	N/A
SUB	OX03 (3)	OX03 (3)	OX0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	OX08 (8)	OX10 (16)	N/A	OX0C (Jack detect B)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	OX05 (5)	OX0C (12,C)	N/A	OX0C (Jack detect C)
SPDIF IN	OX07 (7)	OX0F (15)	N/A	N/A
BUILT-IN MIC	OX06 (6)	OX0D (13)	N/A	N/A
HEADSET MIC	OX06 (6)	OX0D (13,V22,B,LEFT)	N/A	MIKEY


SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE		SATA4GP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3

PORT B LEFT(HEADSET MIC)


I2C addresses: Mikey uses SMBus 0

MIKEY U6880 READ 0111 0011 0x73  
MIKEY U6880 WRITE 0111 0010 0x72



EXTRACTION NOTIFICATION  
Voltage level shifting from 5V to 3.3V


PORT B RIGHT(BUILT-IN MIC)



SYNC MASTER=J31 AUDIO SYNC DATE=10/26/2011

AUDIO: JACK TRANSLATORS		
	Apple Inc.	DRAWING NUMBER 051-9585 SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 3.0.0 PAGE 68 OF 132 SHEET 63 OF 105

MagSafe DC Power Jack




The chassis ground will otherwise float and can send transients onto ADAPTER\_SENSE when AC is connected.

1-Wire OverVoltage Protection

3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator




BATTERY CONNECTOR

SYNC MASTER=J31 JACK		SYNC DATE=09/02/2011	
PAGE TITLE			
DC-In & Battery Connectors		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		69 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		64 OF 105	






SYNC MASTER=J31 JACK		SYNC DATE=11/14/2011	
PAGE TITLE			
PBus Supply & Battery Charger			
DRAWING NUMBER	051-9585	SIZE	D
REVISION	3.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	70 OF 132	SHEET	65 OF 105





INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V


SYNC MASTER=J31 JACK		SYNC DATE=09/14/2011	
PAGE TITLE			
System Agent Supply			
	DRAWING NUMBER	051-9585	SIZE
	REVISION	3.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		71 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		66 OF 105	
IV ALL RIGHTS RESERVED			




SYNC MASTER=J31 JACK		SYNC DATE=11/09/2011	
PAGE TITLE			
<b>5V / 3.3V Power Supply</b>			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	72 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYMC MASTER=111 -JACK		SYMC DATE=07/07/2015	
PAGE TITLE			
1.5V DDR3 Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	73 OF 132
		SHEET	68 OF 105




CPU IMVP7 & AXG VCore Regulator	
Apple Inc.	DRAWING NUMBER: 051-9585
REVISION: 3.0.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE: 74 OF 132	SHEET: 69 OF 105




0000000000000000000000

Additional Input Bulk Caps

Note: value needs scrubbing


SYNCH PARTSHEET INDEX		SYNCH DATE: 11/13/2013	
PAGE TITLE			
<b>CPU IMV7 &amp; AXG VCore Output</b>			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	75 OF 132	
	SHEET	70 OF 105	

# CPU VCCIO REGULATOR




CPU VCCIO (1V0R1V05 S0) POWER SUPPLY		DRAWING NUMBER	051-9585	SIZE	D
Apple Inc.		REVISION	3.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76	OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71	OF 105	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					


### 1.8V S0 Regulator



### 1.5V S0 Regulator




### 1.2V S0 (GMUX) Regulator




### 1.05V SUS LDO

Cougar Point-M requires JTAG pull-ups to be powered at 1.05V in Sus. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V Sus, which burns 100mW in all S-states.




### CAESAR IV 1.2V INT.VR CMPTS



SYNC MASTER=J31 JACK		SYNC DATE=06/10/2011	
PAGE TITLE			
Misc Power Supplies		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		77 OF 132	
IV ALL RIGHTS RESERVED		SHEET	
		72 OF 105	





3.3V S4 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.7? A (EDP)

3.3V S3 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

1.5V S3/S0 FET

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

1.8V GPU FET

MOSFET	NCP4543
CHANNEL	N-TYPE
RDS(ON)	18 mOhm @4.5V
LOADING	2.4A (EDP)

5V\_SUS FET innot filter

MOSFET	SIA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

3.3V SUS FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V SUS FET

MOSFET	SIA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

3.3V S0 GPU FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.11A (EDP)

3.3V S0 FET

SWITCH	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5.6 A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	8 A (EDP)

SYNC MASTER=J31 MARY SYNC DATE=05/05/2011

**Power FETs**

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

BRANCH:


PAGE: 78 OF 132

SHEET: 73 OF 105

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

U7880 default Turn on delay EN--> on is 200-650us.


S5 Rail Enables & PGOOD




CPUVCORE ENABLE



S0 Rail PGOOD (BJT Version)




S0 Rail PGOOD Circuitry (ISL Version in development)




State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	0	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0


3.3V/5.0V Sus ENABLE




3.3V SUS Detect




3.3V/5.0V S4 ENABLE




CHGR VFRQ Generation




3.3V, 5V S3 ENABLE



S0 ENABLE



ENET Enable Generation



SYNC MASTER=J31 MARY SYNC DATE=06/06/2011

Power Control 1/ENABLE

Apple Inc.

DRAWING NUMBER: 051-9585  
 REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

BRANCH: 79 OF 132  
 SHEET: 74 OF 105

Page Notes

Power aliases required by this page:  
 --PP3V3\_GPU\_VDD33

Signal aliases required by this page:  
 (NONE)


DOM options provided by this page:  
 (NONE)

93 8	PEX R2D C P<0>	C8020	0.22UF	1	2	PEG R2D P<0>	6 75 92 93
93 8	PEX R2D C N<0>	C8021	0.22UF	1	2	PEG R2D N<0>	6 75 92 93
93 8	PEX R2D C P<1>	C8022	0.22UF	1	2	PEG R2D P<1>	6 75 92 93
93 8	PEX R2D C N<1>	C8023	0.22UF	1	2	PEG R2D N<1>	6 75 92 93
93 8	PEX R2D C P<2>	C8024	0.22UF	1	2	PEG R2D P<2>	6 75 92 93
93 8	PEX R2D C N<2>	C8025	0.22UF	1	2	PEG R2D N<2>	6 75 92 93
93 8	PEX R2D C P<3>	C8026	0.22UF	1	2	PEG R2D P<3>	6 75 92 93
93 8	PEX R2D C N<3>	C8027	0.22UF	1	2	PEG R2D N<3>	6 75 92 93
93 8	PEX R2D C P<4>	C8028	0.22UF	1	2	PEG R2D P<4>	6 75 92 93
93 8	PEX R2D C N<4>	C8029	0.22UF	1	2	PEG R2D N<4>	6 75 92 93
93 8	PEX R2D C P<5>	C8030	0.22UF	1	2	PEG R2D P<5>	6 75 92 93
93 8	PEX R2D C N<5>	C8031	0.22UF	1	2	PEG R2D N<5>	6 75 92 93
93 8	PEX R2D C P<6>	C8032	0.22UF	1	2	PEG R2D P<6>	6 75 92 93
93 8	PEX R2D C N<6>	C8033	0.22UF	1	2	PEG R2D N<6>	6 75 92 93
93 8	PEX R2D C P<7>	C8034	0.22UF	1	2	PEG R2D P<7>	6 75 92 93
93 8	PEX R2D C N<7>	C8035	0.22UF	1	2	PEG R2D N<7>	6 75 92 93

Note: Removed GND voids from AC caps for layout (J31).

93 75 6	PEG D2R C P<0>	C8055	0.22UF	1	2	PEG D2R P<0>	6 93
93 75 6	PEG D2R C N<0>	C8056	0.22UF	1	2	PEG D2R N<0>	6 93
93 75 6	PEG D2R C P<1>	C8057	0.22UF	1	2	PEG D2R P<1>	6 93
93 75 6	PEG D2R C N<1>	C8058	0.22UF	1	2	PEG D2R N<1>	6 93
93 75 6	PEG D2R C P<2>	C8059	0.22UF	1	2	PEG D2R P<2>	6 93
93 75 6	PEG D2R C N<2>	C8060	0.22UF	1	2	PEG D2R N<2>	6 93
93 75 6	PEG D2R C P<3>	C8061	0.22UF	1	2	PEG D2R P<3>	6 93
93 75 6	PEG D2R C N<3>	C8062	0.22UF	1	2	PEG D2R N<3>	6 93
93 75 6	PEG D2R C P<4>	C8063	0.22UF	1	2	PEG D2R P<4>	6 93
93 75 6	PEG D2R C N<4>	C8064	0.22UF	1	2	PEG D2R N<4>	6 93
93 75 6	PEG D2R C P<5>	C8065	0.22UF	1	2	PEG D2R P<5>	6 93
93 75 6	PEG D2R C N<5>	C8066	0.22UF	1	2	PEG D2R N<5>	6 93
93 75 6	PEG D2R C P<6>	C8067	0.22UF	1	2	PEG D2R P<6>	6 93
93 75 6	PEG D2R C N<6>	C8068	0.22UF	1	2	PEG D2R N<6>	6 93
93 75 6	PEG D2R C P<7>	C8069	0.22UF	1	2	PEG D2R P<7>	6 93
93 75 6	PEG D2R C N<7>	C8070	0.22UF	1	2	PEG D2R N<7>	6 93

ONIT\_TABLE



SYNC MASTER=J31 SREE SYNC DATE=10/25/2011  
 PAGE TITLE KEPLER PCI-E

Apple Inc.	DRAWING NUMBER 051-9585	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 3.0.0	PAGE 80 OF 132
		SHEET 75 OF 105

8

7

6

5

4

3




2

1

Power aliases required by this page:  
 - PPVcore\_gpu  
 - PPVcore\_fbvddq

Signal aliases required by this page:  
 (None)

Non-aliases provided by this page:  
 (None)



SYMC MASTERED: MIB: 27		SYMC DATE: 01/18/2015	
PAGE TITLE			
<b>KEPLER CORE/FB POWER</b>			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	81 OF 132		SHEET
			76 OF 105

8

7

6

5

4

3


2

1

Power aliases required by this page:  
 - PPIV35\_GPU\_S0\_FB  
 - PPIV35\_GPU\_PEX\_IOVDD

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



SYNC MASTER=J31 SREE SYNC DATE=10/25/2011  
 PAGE TITLE



**KEPLER FRAME BUFFER I/F**

Apple Inc.

DRAWING NUMBER: 051-9585  
 REVISION: 3.0.0  
 SIZE: D

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

BRANCH: GPU\_FBB  
 PAGE: 82 OF 132  
 SHEET: 77 OF 105



DRAWING NUMBER		051-9585	SIZE	D
REVISION		3.0.0		
PAGE		83 OF 132		
SHEET		78 OF 105		

Apple Inc.















NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

**Page Notes**

Power aliases required by this page:  
-PP1V35\_GPU\_FBVDD0

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:
























**Page Notes**

Power aliases required by this page:  
-PP1V35\_GPU\_FBVDD0

Signal aliases required by this page:  
(NONE)

SNM options provided by this page:  
(NONE)



SYNC MASTER=J31 SREE SYNC DATE=10/25/2011


Apple Inc.  
GDDR5 Frame Buffer B

DRAWING NUMBER: 051-9585  
REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 85 OF 132  
SHEET: 80 OF 105





### Page Notes

Power aliases required by this page:

- PP1V05\_GPU\_IPFAB\_IOVDD
- PP1V05\_GPU\_IPFAB\_PLLVDD
- PP1V05\_GPU\_IPFX\_PLLVDD
- PP1V05\_GPU\_IPFC\_IOVDD
- PP1V05\_GPU\_IPFC\_PLLVDD
- PP1V05\_GPU\_IPFE\_IOVDD
- PP1V05\_GPU\_IPFE\_PLLVDD
- PP1V05\_GPU\_IPPF\_IOVDD
- PP1V05\_GPU\_IPPF\_PLLVDD

Signal aliases required by this page:

- GPU\_ROM\_CS\_L
- PP1V05\_GPU\_SP\_PLLVDD
- PP1V05\_GPU\_VID\_PLLVDD

Make\_base=True

### OMIT TABLE

U8000 NV-GK107 (5 OF 10)


AG8	IFPA_TXC	AG9	IFPB_TXC	AG6	IFPC_TXC	AG7	IFPD_TXC	AG8	IFPE_TXC	AG9	IFPF_TXC	AG10	DACA_VDD	AG11	DACA_RED	AG12	DACA_GREEN	AG13	DACA_BLUE	AG14	DACA_HS	AG15	DACA_VSYNC	AG16	DACA_VREF	AG17	DACA_RSET	AG18	DACA_VDD	AG19	DACA_RED	AG20	DACA_GREEN	AG21	DACA_BLUE	AG22	DACA_HS	AG23	DACA_VSYNC	AG24	DACA_VREF	AG25	DACA_RSET
AG8	IFPA_TXC	AG9	IFPB_TXC	AG6	IFPC_TXC	AG7	IFPD_TXC	AG8	IFPE_TXC	AG9	IFPF_TXC	AG10	DACA_VDD	AG11	DACA_RED	AG12	DACA_GREEN	AG13	DACA_BLUE	AG14	DACA_HS	AG15	DACA_VSYNC	AG16	DACA_VREF	AG17	DACA_RSET	AG18	DACA_VDD	AG19	DACA_RED	AG20	DACA_GREEN	AG21	DACA_BLUE	AG22	DACA_HS	AG23	DACA_VSYNC	AG24	DACA_VREF	AG25	DACA_RSET

U8000 NV-GK107 (6 OF 10)

AG26	IFPC_L0	AG27	IFPC_L1	AG28	IFPC_L2	AG29	IFPC_L3	AG30	IFPD_L0	AG31	IFPD_L1	AG32	IFPD_L2	AG33	IFPD_L3	AG34	IFPE_L0	AG35	IFPE_L1	AG36	IFPE_L2	AG37	IFPE_L3	AG38	IFPF_L0	AG39	IFPF_L1	AG40	IFPF_L2	AG41	IFPF_L3	AG42	IFPA_TXD0	AG43	IFPA_TXD1	AG44	IFPA_TXD2	AG45	IFPA_TXD3	AG46	IFPA_TXD4	AG47	IFPA_TXD5	AG48	IFPA_TXD6	AG49	IFPA_TXD7	AG50	IFPA_TXD8	AG51	IFPA_TXD9	AG52	IFPB_TXD0	AG53	IFPB_TXD1	AG54	IFPB_TXD2	AG55	IFPB_TXD3	AG56	IFPB_TXD4	AG57	IFPB_TXD5	AG58	IFPB_TXD6	AG59	IFPB_TXD7	AG60	IFPB_TXD8	AG61	IFPB_TXD9	AG62	IFPC_SCL	AG63	IFPC_SDA	AG64	IFPC_SCL	AG65	IFPC_SDA	AG66	IFPD_SCL	AG67	IFPD_SDA	AG68	IFPD_SCL	AG69	IFPD_SDA	AG70	IFPE_SCL	AG71	IFPE_SDA	AG72	IFPE_SCL	AG73	IFPE_SDA	AG74	IFPF_SCL	AG75	IFPF_SDA	AG76	IFPF_SCL	AG77	IFPF_SDA	AG78	IFPA_TXD0	AG79	IFPA_TXD1	AG80	IFPA_TXD2	AG81	IFPA_TXD3	AG82	IFPA_TXD4	AG83	IFPA_TXD5	AG84	IFPA_TXD6	AG85	IFPA_TXD7	AG86	IFPA_TXD8	AG87	IFPA_TXD9	AG88	IFPB_TXD0	AG89	IFPB_TXD1	AG90	IFPB_TXD2	AG91	IFPB_TXD3	AG92	IFPB_TXD4	AG93	IFPB_TXD5	AG94	IFPB_TXD6	AG95	IFPB_TXD7	AG96	IFPB_TXD8	AG97	IFPB_TXD9	AG98	IFPC_SCL	AG99	IFPC_SDA	AG100	IFPC_SCL	AG101	IFPC_SDA	AG102	IFPD_SCL	AG103	IFPD_SDA	AG104	IFPD_SCL	AG105	IFPD_SDA	AG106	IFPE_SCL	AG107	IFPE_SDA	AG108	IFPE_SCL	AG109	IFPE_SDA	AG110	IFPF_SCL	AG111	IFPF_SDA	AG112	IFPF_SCL	AG113	IFPF_SDA	AG114	IFPA_TXD0	AG115	IFPA_TXD1	AG116	IFPA_TXD2	AG117	IFPA_TXD3	AG118	IFPA_TXD4	AG119	IFPA_TXD5	AG120	IFPA_TXD6	AG121	IFPA_TXD7	AG122	IFPA_TXD8	AG123	IFPA_TXD9	AG124	IFPB_TXD0	AG125	IFPB_TXD1	AG126	IFPB_TXD2	AG127	IFPB_TXD3	AG128	IFPB_TXD4	AG129	IFPB_TXD5	AG130	IFPB_TXD6	AG131	IFPB_TXD7	AG132	IFPB_TXD8	AG133	IFPB_TXD9	AG134	IFPC_SCL	AG135	IFPC_SDA	AG136	IFPC_SCL	AG137	IFPC_SDA	AG138	IFPD_SCL	AG139	IFPD_SDA	AG140	IFPD_SCL	AG141	IFPD_SDA	AG142	IFPE_SCL	AG143	IFPE_SDA	AG144	IFPE_SCL	AG145	IFPE_SDA	AG146	IFPF_SCL	AG147	IFPF_SDA	AG148	IFPF_SCL	AG149	IFPF_SDA	AG150	IFPA_TXD0	AG151	IFPA_TXD1	AG152	IFPA_TXD2	AG153	IFPA_TXD3	AG154	IFPA_TXD4	AG155	IFPA_TXD5	AG156	IFPA_TXD6	AG157	IFPA_TXD7	AG158	IFPA_TXD8	AG159	IFPA_TXD9	AG160	IFPB_TXD0	AG161	IFPB_TXD1	AG162	IFPB_TXD2	AG163	IFPB_TXD3	AG164	IFPB_TXD4	AG165	IFPB_TXD5	AG166	IFPB_TXD6	AG167	IFPB_TXD7	AG168	IFPB_TXD8	AG169	IFPB_TXD9	AG170	IFPC_SCL	AG171	IFPC_SDA	AG172	IFPC_SCL	AG173	IFPC_SDA	AG174	IFPD_SCL	AG175	IFPD_SDA	AG176	IFPD_SCL	AG177	IFPD_SDA	AG178	IFPE_SCL	AG179	IFPE_SDA	AG180	IFPE_SCL	AG181	IFPE_SDA	AG182	IFPF_SCL	AG183	IFPF_SDA	AG184	IFPF_SCL	AG185	IFPF_SDA	AG186	IFPA_TXD0	AG187	IFPA_TXD1	AG188	IFPA_TXD2	AG189	IFPA_TXD3	AG190	IFPA_TXD4	AG191	IFPA_TXD5	AG192	IFPA_TXD6	AG193	IFPA_TXD7	AG194	IFPA_TXD8	AG195	IFPA_TXD9	AG196	IFPB_TXD0	AG197	IFPB_TXD1	AG198	IFPB_TXD2	AG199	IFPB_TXD3	AG200	IFPB_TXD4	AG201	IFPB_TXD5	AG202	IFPB_TXD6	AG203	IFPB_TXD7	AG204	IFPB_TXD8	AG205	IFPB_TXD9	AG206	IFPC_SCL	AG207	IFPC_SDA	AG208	IFPC_SCL	AG209	IFPC_SDA	AG210	IFPD_SCL	AG211	IFPD_SDA	AG212	IFPD_SCL	AG213	IFPD_SDA	AG214	IFPE_SCL	AG215	IFPE_SDA	AG216	IFPE_SCL	AG217	IFPE_SDA	AG218	IFPF_SCL	AG219	IFPF_SDA	AG220	IFPF_SCL	AG221	IFPF_SDA	AG222	IFPA_TXD0	AG223	IFPA_TXD1	AG224	IFPA_TXD2	AG225	IFPA_TXD3	AG226	IFPA_TXD4	AG227	IFPA_TXD5	AG228	IFPA_TXD6	AG229	IFPA_TXD7	AG230	IFPA_TXD8	AG231	IFPA_TXD9	AG232	IFPB_TXD0	AG233	IFPB_TXD1	AG234	IFPB_TXD2	AG235	IFPB_TXD3	AG236	IFPB_TXD4	AG237	IFPB_TXD5	AG238	IFPB_TXD6	AG239	IFPB_TXD7	AG240	IFPB_TXD8	AG241	IFPB_TXD9	AG242	IFPC_SCL	AG243	IFPC_SDA	AG244	IFPC_SCL	AG245	IFPC_SDA	AG246	IFPD_SCL	AG247	IFPD_SDA	AG248	IFPD_SCL	AG249	IFPD_SDA	AG250	IFPE_SCL	AG251	IFPE_SDA	AG252	IFPE_SCL	AG253	IFPE_SDA	AG254	IFPF_SCL	AG255	IFPF_SDA	AG256	IFPF_SCL	AG257	IFPF_SDA	AG258	IFPA_TXD0	AG259	IFPA_TXD1	AG260	IFPA_TXD2	AG261	IFPA_TXD3	AG262	IFPA_TXD4	AG263	IFPA_TXD5	AG264	IFPA_TXD6	AG265	IFPA_TXD7	AG266	IFPA_TXD8	AG267	IFPA_TXD9	AG268	IFPB_TXD0	AG269	IFPB_TXD1	AG270	IFPB_TXD2	AG271	IFPB_TXD3	AG272	IFPB_TXD4	AG273	IFPB_TXD5	AG274	IFPB_TXD6	AG275	IFPB_TXD7	AG276	IFPB_TXD8	AG277	IFPB_TXD9	AG278	IFPC_SCL	AG279	IFPC_SDA	AG280	IFPC_SCL	AG281	IFPC_SDA	AG282	IFPD_SCL	AG283	IFPD_SDA	AG284	IFPD_SCL	AG285	IFPD_SDA	AG286	IFPE_SCL	AG287	IFPE_SDA	AG288	IFPE_SCL	AG289	IFPE_SDA	AG290	IFPF_SCL	AG291	IFPF_SDA	AG292	IFPF_SCL	AG293	IFPF_SDA	AG294	IFPA_TXD0	AG295	IFPA_TXD1	AG296	IFPA_TXD2	AG297	IFPA_TXD3	AG298	IFPA_TXD4	AG299	IFPA_TXD5	AG300	IFPA_TXD6	AG301	IFPA_TXD7	AG302	IFPA_TXD8	AG303	IFPA_TXD9	AG304	IFPB_TXD0	AG305	IFPB_TXD1	AG306	IFPB_TXD2	AG307	IFPB_TXD3	AG308	IFPB_TXD4	AG309	IFPB_TXD5	AG310	IFPB_TXD6	AG311	IFPB_TXD7	AG312	IFPB_TXD8	AG313	IFPB_TXD9	AG314	IFPC_SCL	AG315	IFPC_SDA	AG316	IFPC_SCL	AG317	IFPC_SDA	AG318	IFPD_SCL	AG319	IFPD_SDA	AG320	IFPD_SCL	AG321	IFPD_SDA	AG322	IFPE_SCL	AG323	IFPE_SDA	AG324	IFPE_SCL	AG325	IFPE_SDA	AG326	IFPF_SCL	AG327	IFPF_SDA	AG328	IFPF_SCL	AG329	IFPF_SDA	AG330	IFPA_TXD0	AG331	IFPA_TXD1	AG332	IFPA_TXD2	AG333	IFPA_TXD3	AG334	IFPA_TXD4	AG335	IFPA_TXD5	AG336	IFPA_TXD6	AG337	IFPA_TXD7	AG338	IFPA_TXD8	AG339	IFPA_TXD9	AG340	IFPB_TXD0	AG341	IFPB_TXD1	AG342	IFPB_TXD2	AG343	IFPB_TXD3	AG344	IFPB_TXD4	AG345	IFPB_TXD5	AG346	IFPB_TXD6	AG347	IFPB_TXD7	AG348	IFPB_TXD8	AG349	IFPB_TXD9	AG350	IFPC_SCL	AG351	IFPC_SDA	AG352	IFPC_SCL	AG353	IFPC_SDA	AG354	IFPD_SCL	AG355	IFPD_SDA	AG356	IFPD_SCL	AG357	IFPD_SDA	AG358	IFPE_SCL	AG359	IFPE_SDA	AG360	IFPE_SCL	AG361	IFPE_SDA	AG362	IFPF_SCL	AG363	IFPF_SDA	AG364	IFPF_SCL	AG365	IFPF_SDA	AG366	IFPA_TXD0	AG367	IFPA_TXD1	AG368	IFPA_TXD2	AG369	IFPA_TXD3	AG370	IFPA_TXD4	AG371	IFPA_TXD5	AG372	IFPA_TXD6	AG373	IFPA_TXD7	AG374	IFPA_TXD8	AG375	IFPA_TXD9	AG376	IFPB_TXD0	AG377	IFPB_TXD1	AG378	IFPB_TXD2	AG379	IFPB_TXD3	AG380	IFPB_TXD4	AG381	IFPB_TXD5	AG382	IFPB_TXD6	AG383	IFPB_TXD7	AG384	IFPB_TXD8	AG385	IFPB_TXD9	AG386	IFPC_SCL	AG387	IFPC_SDA	AG388	IFPC_SCL	AG389	IFPC_SDA	AG390	IFPD_SCL	AG391	IFPD_SDA	AG392	IFPD_SCL	AG393	IFPD_SDA	AG394	IFPE_SCL	AG395	IFPE_SDA	AG396	IFPE_SCL	AG397	IFPE_SDA	AG398	IFPF_SCL	AG399	IFPF_SDA	AG400	IFPF_SCL	AG401	IFPF_SDA	AG402	IFPA_TXD0	AG403	IFPA_TXD1	AG404	IFPA_TXD2	AG405	IFPA_TXD3	AG406	IFPA_TXD4	AG407	IFPA_TXD5	AG408	IFPA_TXD6	AG409	IFPA_TXD7	AG410	IFPA_TXD8	AG411	IFPA_TXD9	AG412	IFPB_TXD0	AG413	IFPB_TXD1	AG414	IFPB_TXD2	AG415	IFPB_TXD3	AG416	IFPB_TXD4	AG417	IFPB_TXD5	AG418	IFPB_TXD6	AG419	IFPB_TXD7	AG420	IFPB_TXD8	AG421	IFPB_TXD9	AG422	IFPC_SCL	AG423	IFPC_SDA	AG424	IFPC_SCL	AG425	IFPC_SDA	AG426	IFPD_SCL	AG427	IFPD_SDA	AG428	IFPD_SCL	AG429	IFPD_SDA	AG430	IFPE_SCL	AG431	IFPE_SDA	AG432	IFPE_SCL	AG433	IFPE_SDA	AG434	IFPF_SCL	AG435	IFPF_SDA	AG436	IFPF_SCL	AG437	IFPF_SDA	AG438	IFPA_TXD0	AG439	IFPA_TXD1	AG440	IFPA_TXD2	AG441	IFPA_TXD3	AG442	IFPA_TXD4	AG443	IFPA_TXD5	AG444	IFPA_TXD6	AG445	IFPA_TXD7	AG446	IFPA_TXD8	AG447	IFPA_TXD9	AG448	IFPB_TXD0	AG449	IFPB_TXD1	AG450	IFPB_TXD2	AG451	IFPB_TXD3	AG452	IFPB_TXD4	AG453	IFPB_TXD5	AG454	IFPB_TXD6	AG455	IFPB_TXD7	AG456	IFPB_TXD8	AG457	IFPB_TXD9	AG458	IFPC_SCL	AG459	IFPC_SDA	AG460	IFPC_SCL	AG461	IFPC_SDA	AG462	IFPD_SCL	AG463	IFPD_SDA	AG464	IFPD_SCL	AG465	IFPD_SDA	AG466	IFPE_SCL	AG467	IFPE_SDA	AG468	IFPE_SCL	AG469	IFPE_SDA	AG470	IFPF_SCL	AG471	IFPF_SDA	AG472	IFPF_SCL	AG473	IFPF_SDA	AG474	IFPA_TXD0	AG475	IFPA_TXD1	AG476	IFPA_TXD2	AG477	IFPA_TXD3	AG478	IFPA_TXD4	AG479	IFPA_TXD5	AG480	IFPA_TXD6	AG481	IFPA_TXD7	AG482	IFPA_TXD8	AG483	IFPA_TXD9	AG484	IFPB_TXD0	AG485	IFPB_TXD1	AG486	IFPB_TXD2	AG487	IFPB_TXD3	AG488	IFPB_TXD4	AG489	IFPB_TXD5	AG490	IFPB_TXD6	AG491	IFPB_TXD7	AG492	IFPB_TXD8	AG493	IFPB_TXD9	AG494	IFPC_SCL	AG495	IFPC_SDA	AG496	IFPC_SCL	AG497	IFPC_SDA	AG498	IFPD_SCL	AG499	IFPD_SDA	AG500	IFPD_SCL	AG501	IFPD_SDA	AG502	IFPE_SCL	AG503	IFPE_SDA	AG504	IFPE_SCL	AG505	IFPE_SDA	AG506	IFPF_SCL	AG507	IFPF_SDA	AG508	IFPF_SCL	AG509	IFPF_SDA	AG510	IFPA_TXD0	AG511	IFPA_TXD1	AG512	IFPA_TXD2	AG513	IFPA_TXD3	AG514	IFPA_TXD4	AG515	IFPA_TXD5	AG516	IFPA_TXD6	AG517	IFPA_TXD7	AG518	IFPA_TXD8	AG519	IFPA_TXD9	AG520	IFPB_TXD0	AG521	IFPB_TXD1	AG522	IFPB_TXD2	AG523	IFPB_TXD3	AG524	IFPB_TXD4	AG525	IFPB_TXD5	AG526	IFPB_TXD6	AG527	IFPB_TXD7	AG528	IFPB_TXD8	AG529	IFPB_TXD9	AG530	IFPC_SCL	AG531	IFPC_SDA	AG532	IFPC_SCL	AG533	IFPC_SDA	AG534	IFPD_SCL	AG535	IFPD_SDA	AG536	IFPD_SCL	AG537	IFPD_SDA	AG538	IFPE_SCL	AG539	IFPE_SDA	AG540	IFPE_SCL	AG541	IFPE_SDA	AG542	IFPF_SCL	AG543	IFPF_SDA	AG544	IFPF_SCL	AG545	IFPF_SDA	AG546	IFPA_TXD0	AG547	IFPA_TXD1	AG548	IFPA_TXD2	AG549	IFPA_TXD3	AG550	IFPA_TXD4	AG551	IFPA_TXD5	AG552	IFPA_TXD6	AG553	IFPA_TXD7	AG554	IFPA_TXD8	AG555	IFPA_TXD9	AG556	IFPB_TXD0	AG557	IFPB_TXD1	AG558	IFPB_TXD2	AG559	IFPB_TXD3	AG560	IFPB_TXD4	AG561	IFPB_TXD5	AG562	IFPB_TXD6	AG563	IFPB_TXD7	AG564	IFPB_TXD8	AG565	IFPB_TXD9	AG566	IFPC_SCL	AG567	IFPC_SDA	AG568	IFPC_SCL	AG569	IFPC_SDA	AG570	IFPD_SCL	AG571	IFPD_SDA	AG572	IFPD_SCL	AG573	IFPD_SDA	AG574	IFPE_SCL	AG575	IFPE_SDA	AG576	IFPE_SCL	AG577	IFPE_SDA	AG578	IFPF_SCL	AG579	IFPF_SDA	AG580	IFPF_SCL	AG581	IFPF_SDA	AG582	IFPA_TXD0	AG583	IFPA_TXD1	AG584	IFPA_TXD2	AG585	IFPA_TXD3	AG586	IFPA_TXD4	AG587	IFPA_TXD5	AG588	IFPA_TXD6	AG589	IFPA_TXD7	AG590	IFPA_TXD8	AG591	IFPA_TXD9	AG592	IFPB_TXD0	AG593	IFPB_TXD1	AG594	IFPB_TXD2	AG595	IFPB_TXD3	AG596	IFPB_TXD4	AG597	IFPB_TXD5	AG598	IFPB_TXD6	AG599	IFPB_TXD7	AG600	IFPB_TXD8	AG601	IFPB_TXD9	AG602	IFPC_SCL	AG603	IFPC_SDA	AG604	IFPC_SCL	AG605	IFPC_SDA	AG606	IFPD_SCL	AG607	IFPD_SDA	AG608	IFPD_SCL	AG609	IFPD_SDA	AG610	IFPE_SCL	AG611	IFPE_SDA	AG612	IFPE_SCL	AG613	IFPE_SDA	AG614	IFPF_SCL	AG615	IFPF_SDA	AG616	IFPF_SCL	AG617	IFPF_SDA	AG618	IFPA_TXD0	AG619	IFPA_TXD1	AG620	IFPA_TXD2	AG621	IFPA_TXD3	AG622	IFPA_TXD4	AG623	IFPA_TXD5	AG624	IFPA_TXD6	AG625	IFPA_TXD7	AG626	IFPA_TXD8	AG627	IFPA_TXD9	AG628	IFPB_TXD0	AG629	IFPB_TXD1	AG630	IFPB_TXD2	AG631	IFPB_TXD3	AG632	IFPB_TXD4	AG633	IFPB_TXD5	AG63
------	---------	------	---------	------	---------	------	---------	------	---------	------	---------	------	---------	------	---------	------	---------	------	---------	------	---------	------	---------	------	---------	------	---------	------	---------	------	---------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	----------	------	----------	------	----------	------	----------	------	----------	------	----------	------	----------	------	----------	------	----------	------	----------	------	----------	------	----------	------	----------	------	----------	------	----------	------	----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	-----------	------	----------	------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	-------	-----------	------

Native Func	GPIOs
81 GPU_GPIO_0	GPXIMVP_VID<4> MAKE_BASE=TRUE
81 GPU_GPIO_1	GPXIMVP_VID<3> MAKE_BASE=TRUE
81 GPU_GPIO_2	GPXIMVP_PSI_R_L MAKE_BASE=TRUE
81 GPU_GPIO_3	EG_LCD_PWR_EN MAKE_BASE=TRUE
81 GPU_GPIO_4	EG_BKLT_EN MAKE_BASE=TRUE
81 GPU_GPIO_5	GPXIMVP_VID<1> MAKE_BASE=TRUE
81 GPU_GPIO_6	GPXIMVP_VID<2> MAKE_BASE=TRUE
81 GPU_GPIO_7	NC_GPU_GPIO_7 MAKE_BASE=TRUE NO_TEST=TRUE
81 GPU_GPIO_8	SMC_GFX_OVERTEMP_R_L MAKE_BASE=TRUE
81 GPU_GPIO_9	SMC_GFX_THROTTLE_R_L MAKE_BASE=TRUE
81 GPU_GPIO_10	GPU_ALT_VREF MAKE_BASE=TRUE
81 GPU_GPIO_11	GPXIMVP_VID<0> MAKE_BASE=TRUE
81 GPU_GPIO_12	NC_GPU_GPIO_12 MAKE_BASE=TRUE
81 GPU_GPIO_13	GPXIMVP_VID<5> MAKE_BASE=TRUE


Native Func	GPIOs
81 GPU_GPIO_14	DP_CA_DET_BG MAKE_BASE=TRUE
81 GPU_GPIO_15	NC_GPU_GPIO_15 MAKE_BASE=TRUE
81 GPU_GPIO_16	FBVDD_ALTV0 MAKE_BASE=TRUE
81 GPU_GPIO_17	DP_EG_HPD MAKE_BASE=TRUE IFPFC
81 GPU_GPIO_18	DP_TBTSENK0_HPD_BG MAKE_BASE=TRUE IFPD
81 GPU_GPIO_19	DP_TBTSENK1_HPD_BG MAKE_BASE=TRUE IFPE
81 GPU_GPIO_20	NC_GPU_GPIO_20_RSVD MAKE_BASE=TRUE NO_TEST=TRUE
81 GPU_GPIO_21	NC_GPU_GPIO_21_RSVD MAKE_BASE=TRUE NO_TEST=TRUE




**STRAP NOTES:**  
 CURRENTLY STUFFED FOR GK107-GTX (R8705)  
 STUFF R8711 = 5KOHM FOR HYNIX 1GB - M die  
 STUFF R8711 = 10KOHM FOR SAMSUNG 1GB  
 STUFF R8711 = 15KOHM FOR HYNIX 512MB  
 STUFF R8711 = 20KOHM FOR SAMSUNG 512MB  
 STUFF R8711 = 24.9KOHM FOR HYNIX 1GB - A die

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	Strap values
11880019	1	RES, 10.2KOHM, 0201	R8711	CRITICAL	FB_1G_SAMSUNG	0x01
11880414	1	RES, 5.1KOHM, 0201	R8711	CRITICAL	FB_1G_HYNIX_M_DIE	0x00
11880105	1	RES, 15KOHM, 0201	R8711	CRITICAL	FB_512_HYNIX	0x02
11880175	1	RES, 20KOHM, 0201	R8711	CRITICAL	FB_512_SAMSUNG	0x03
11880230	1	RES, 24.9KOHM, 0201	R8711	CRITICAL	FB_1G_HYNIX_A_DIE	0x04


**CONFIG STRAPS - MLPS**




**GPU overtemp masking**




**TBT HPD isolation**




**GPU XTAL 27 MHz**



**GPU internal Temp isolation**



**NO STUFF**









SYNC MASTER=J31 SREE		SYNC DATE=11/16/2011	
PAGE TITLE			
<b>KEPLER GPIOs,CLK &amp; STRAPS</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		3.0.0	
		PAGE	
		87 OF 132	
		SHEET	
		82 OF 105	

Power aliases required by this page:  
 --PP3V3\_GPU\_VDD33  
 --PP1V05\_GPU\_PEX\_IOVDD  
 --PP1V05\_GPU\_PEX\_PLLVDD

Signal aliases required by this page:  
 (NONE)

SNM options provided by this page:  
 (NONE)



SYNC MASTER=J31 SREE SYNC DATE=10/31/2011

KEPLER PEX PWR/GNDS




Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D


REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 88 OF 132  
 SHEET: 83 OF 105



SYNCH MASTERED: MIB 27		SYNCH DATE: 01/18/2015	
PAGE TITLE			
GFX IMVP VCore Regulator			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9585	D
		REVISION	
		89 OF 132	
		84 OF 105	



LCD (LVDS) INTERFACE


SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
<b>LVDS Display Connector</b>			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 132
		SHEET	85 OF 105

### LVDS Transmitter Termination


All emulated LVDS outputs require this termination




### DP AUX, DDC, & HPD muxing to IG/EG




### TBT/DP HOT PLUG IN



### LVDS DDC MUX



SYNC MASTER=K92_MLB		SYNC DATE=11/21/2010	
PAGE TITLE			
Muxed Graphics Support		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		92 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		86 OF 105	



### TBT A High-Speed Signals

TBT signals are P/N-swapped after AC caps to improve layout.

### DP A Super-Driver

### DP/TBT A Low-Speed MUX

### Port A MCU

If GPU uses common pins for AUX\_CH and DDC, alias nets together at GPU.

PS8301 I2C Addresses:  
 A1 A0 Addr (W/R)  
 0 0 0x96/0x97  
 0 1 0xB6/0xB7  
 1 0 0x94/0x95  
 1 1 0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

R9319 value depends on layout. 4.99K is vendor recommendation.

PS8301 has internal -150K pull-down on PD pin. Okay to drive this pin even when VCC=0V per Parade (pin is 5V-tolerant).

See Bill C. for layout-specific guidelines for =DP\_A\_BIAS.

IC supports input high while Vcc = 0V.

=TBT\_WAKE\_L:  
 Desktops use PCIe WAKE#  
 Mobiles use S4 WAKE#

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

AUXCH Snoop Port, used by PS8301 during training.

Must be V3P3 output from U9410


Must be 3.3V DP A port power

P2R = Plug to Receptacle  
 R2P = Receptacle to Plug

SYNC MASTER=J31 WILL		SYNC DATE=06/20/2011	
PAGE TITLE		DRAWING NUMBER	SIZE
Thunderbolt MUXing A		051-9585	D
Apple Inc.		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
		93 OF 132	SHEET
		87 OF 105	

### 3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




ILIM = 40000 / RISET

For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11480464	1	RES,MTL FILM,1/16W,384K,1,0402,SMD,LF	R9410		TBTHV:P12V
11480368	1	RES,MTL FILM,1/16W,36.5K,1,0402,SMD,LF	R9411		TBTHV:P12V


	Nominal	Min	Max
IHV50	1120mA	1090mA	1170mA (12W minimum)
IHV53	125mA	124mA	126mA (1W minimum)



### Thunderbolt Connector A

SYNC MASTER=T29 REF		SYNC DATE=06/14/2011	
PAGE TITLE			
		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		94 OF 132	
		SHEET	
		88 OF 105	






PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)

THERE IS A SENSE RESISTOR BETWEEN PPSW\_SW\_LCDBKLT\_PWR AND PPSW\_SW\_BKL ON THE SENSOR PAGE

\*C9797 AND C9799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS  
 \*PPBUS\_SW\_LCDBKLT\_PWR\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.  
 \*LCD\_BKLT\_PWM SHOULD BE AWAY FROM BOOST CIRCUIT



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9717, R9718, R9719		BKLT:ENG
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER-131 KIRAN SYNC DATE=03/21/2011

**LCD Backlight Driver**

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 97 OF 132  
 SHEET: 90 OF 105

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

### PCH VCCIO (1.05V S0) REGULATOR



PAGE TITLE		PAGE NUMBER	
PCH VCCIO (1.05V) POWER SUPPLY		98 OF 132	
DRAWING NUMBER		DRAWING NUMBER	
051-9585		051-9585	
REVISION		REVISION	
3.0.0		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		98 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		91 OF 105	
IV ALL RIGHTS RESERVED			

8

7

6





5

4


3

2

1



Unused PGOOD signal



SYNC MASTER=J31 SREE		SYNC DATE=09/19/2011	
PAGE TITLE <b>Power Sequencing EG/PCH S0</b>			
DRAWING NUMBER <b>051-9585</b>		SIZE <b>D</b>	
REVISION <b>3.0.0</b>		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE <b>99 OF 132</b>	
		SHEET <b>92 OF 105</b>	

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2X_DIELECTRIC	?
CPU_BML	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	15 MIL	?	PCIE	TOP,BOTTOM	15 MIL	?
CLK_PCIE	*	20 MIL	?				

PEG

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_RRRX	*	=3X_DIELECTRIC	?
PEG_TTXX	*	=3X_DIELECTRIC	?
PEG_TXRX	*	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_D2R	PEG_D2R	*	PEG_RRRX
PEG_R2D	PEG_R2D	*	PEG_TTXX
PEG_D2R	PEG_R2D	*	PEG_TXRX

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
DMI_S2N_P<3:0>	PCIE_85D	PCIE		DMI_S2N_P<3:0>	6 9 17
DMI_S2N_N<3:0>	PCIE_85D	PCIE		DMI_S2N_N<3:0>	6 9 17
DMI_N2S_P<3:0>	PCIE_85D	PCIE		DMI_N2S_P<3:0>	6 9 17
DMI_N2S_N<3:0>	PCIE_85D	PCIE		DMI_N2S_N<3:0>	6 9 17
FDI_DATA_P<7:0>	PCIE_85D	PCIE		FDI_DATA_P<7:0>	6 9 17
FDI_DATA_N<7:0>	PCIE_85D	PCIE		FDI_DATA_N<7:0>	6 9 17
FDI_FSYNC<1..0>	CEU_50S	CEU_AGTL		FDI_FSYNC<1..0>	6 9 17
FDI_LSYNC<1..0>	CEU_50S	CEU_AGTL		FDI_LSYNC<1..0>	6 9 17
FDI_INT	CEU_50S	CEU_AGTL		FDI_INT	6 9 17
DMI_CLK100M_CPU_P	CLK_PCIE_90D	CLK_PCIE		DMI_CLK100M_CPU_P	10 16
DMI_CLK100M_CPU_N	CLK_PCIE_90D	CLK_PCIE		DMI_CLK100M_CPU_N	10 16
DP_INT_IG_ML_P<3:0>	DP_85D	DISPLAYPORT		DP_INT_IG_ML_P<3:0>	8 9
DP_INT_IG_ML_N<3:0>	DP_85D	DISPLAYPORT		DP_INT_IG_ML_N<3:0>	8 9
DP_INT_IG_AUX_P	DP_85D	DISPLAYPORT		DP_INT_IG_AUX_P	8 9
DP_INT_IG_AUX_N	DP_85D	DISPLAYPORT		DP_INT_IG_AUX_N	8 9
CPU_EDP_COMP	CEU_27P4S	CEU_COMP		CPU_EDP_COMP	9
CPU_PEG_COMP	CEU_27P4S	CEU_COMP		CPU_PEG_COMP	9
CPU_CFG<17..0>	CEU_50S	CEU_ITP		CPU_CFG<17..0>	9 23
ITPCPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE		ITPCPU_CLK100M_P	10 16
ITPCPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE		ITPCPU_CLK100M_N	10 16
ITPXD_P_CLK100M_P	CLK_PCIE_90D	CLK_PCIE		ITPXD_P_CLK100M_P	16 23
ITPXD_P_CLK100M_N	CLK_PCIE_90D	CLK_PCIE		ITPXD_P_CLK100M_N	16 23
DPLL_REF_CLKP	CLK_PCIE_90D	CLK_PCIE		DPLL_REF_CLKP	8
DPLL_REF_CLKN	CLK_PCIE_90D	CLK_PCIE		DPLL_REF_CLKN	8
XDP_CPU_TDI	CEU_50S	CEU_ITP		XDP_CPU_TDI	10 23
XDP_CPU_TDO	CEU_50S	CEU_ITP		XDP_CPU_TDO	10 23
XDP_CPU_TMS	CEU_50S	CEU_ITP		XDP_CPU_TMS	10 23
XDP_CPU_TCK	CEU_50S	CEU_ITP		XDP_CPU_TCK	10 23
XDP_CPU_TRST_L	CEU_50S	CEU_ITP		XDP_CPU_TRST_L	10 23
XDP_BPM_L<3..0>	CEU_50S	CEU_ITP		XDP_BPM_L<3..0>	10 23
XDP_BPM_L<7..4>	CEU_50S	CEU_ITP		XDP_BPM_L<7..4>	10 23
XDP_DBRESET_L	CEU_50S	CEU_ITP		XDP_DBRESET_L	10 23 24
XDP_CPU_PRDY_L	CEU_50S	CEU_ITP		XDP_CPU_PRDY_L	10 23
XDP_CPU_PREQ_L	CEU_50S	CEU_ITP		XDP_CPU_PREQ_L	10 23
CPU_CATERER_L	CEU_50S	CEU_AGTL		CPU_CATERER_L	10 45
CPU_PROC_SEL_L	CEU_50S	CEU_AGTL		CPU_PROC_SEL_L	10 19
CPU_PECI	CEU_50S	CEU_VID		CPU_PECI	10 19 46
CPU_PROCHOT_L	CEU_50S	CEU_AGTL		CPU_PROCHOT_L	10 45 46 49
XDP_CPU_PWRGD	CEU_50S	CEU_ITP		XDP_CPU_PWRGD	23
PM_THRMTRIP_L	CEU_50S	CEU_BML		PM_THRMTRIP_L	10 19 46
PM_SYNC	CEU_50S	CEU_AGTL		PM_SYNC	10 17
PM_MEM_PWRGD	CEU_50S	CEU_AGTL		PM_MEM_PWRGD	10 17 26
CPU_PWRGD	CEU_50S	CEU_AGTL		CPU_PWRGD	10 19 23
CPU_SM_RCOMP<2..0>	CEU_27P4S	CEU_COMP		CPU_SM_RCOMP<2..0>	10
CPU_VIDSOUT	CEU_50S	CEU_VID		CPU_VIDSOUT	12 69
CPU_VIDSCLK	CEU_50S	CEU_VID		CPU_VIDSCLK	12 69
CPU_VIDALERT_L	CEU_50S	CEU_VID		CPU_VIDALERT_L	12 69
CPU_VCCSA_VID<1..0>	CEU_55S	CEU_VID		CPU_VCCSA_VID<1..0>	12 66
CPU_VCCSENSE_P	SNSX_I70I_55S	SNSX		CPU_VCCSENSE_P	12 69
CPU_VCCSENSE_N	SNSX_I70I_55S	SNSX		CPU_VCCSENSE_N	12 69
CPU_VCCIOSENSE_P	SNSX_I70I_55S	SNSX		CPU_VCCIOSENSE_P	12 71
CPU_VCCIOSENSE_N	SNSX_I70I_55S	SNSX		CPU_VCCIOSENSE_N	12 71
CPU_AXG_SENSE_P	SNSX_I70I_55S	SNSX		CPU_AXG_SENSE_P	12 69
CPU_AXG_SENSE_N	SNSX_I70I_55S	SNSX		CPU_AXG_SENSE_N	12 69
CPU_VCC_VALSENSE_P	SNSX_I70I_55S	SNSX		CPU_VCC_VALSENSE_P	12
CPU_VCC_VALSENSE_N	SNSX_I70I_55S	SNSX		CPU_VCC_VALSENSE_N	12
CPU_AXG_VALSENSE_P	SNSX_I70I_55S	SNSX		CPU_AXG_VALSENSE_P	12
CPU_AXG_VALSENSE_N	SNSX_I70I_55S	SNSX		CPU_AXG_VALSENSE_N	12
CPU_VCCSASENSE	CEU_50S	CEU_AGTL		CPU_VCCSASENSE	12 66
PPCPU_MEM_VREFD0_A	CEU_VREF	CEU_VREF		PPCPU_MEM_VREFD0_A	9 31
PPCPU_MEM_VREFD0_B	CEU_VREF	CEU_VREF		PPCPU_MEM_VREFD0_B	9 31
PP0V75_S3_MEM_VREFD0_A	CEU_VREF	CEU_VREF		PP0V75_S3_MEM_VREFD0_A	27 31
PP0V75_S3_MEM_VREFD0_B	CEU_VREF	CEU_VREF		PP0V75_S3_MEM_VREFD0_B	27 31
PP0V75_S3_MEM_VREFCA_A	CEU_VREF	CEU_VREF		PP0V75_S3_MEM_VREFCA_A	27 31
PP0V75_S3_MEM_VREFCA_B	CEU_VREF	CEU_VREF		PP0V75_S3_MEM_VREFCA_B	27 31
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE		XDP_CPU_CLK100M_P	23
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE		XDP_CPU_CLK100M_N	23
PEG_R2D_P<7..0>	PEG_80D	PEG_R2D		PEG_R2D_P<7..0>	6 75 92
PEG_R2D_N<7..0>	PEG_80D	PEG_R2D		PEG_R2D_N<7..0>	6 75 92
PEG_R2D_C_P<7..0>	PEG_80D	PEG_R2D		PEG_R2D_C_P<7..0>	8 75
PEG_R2D_C_N<7..0>	PEG_80D	PEG_R2D		PEG_R2D_C_N<7..0>	8 75
PEG_D2R_P<7..0>	PEG_80D	PEG_D2R		PEG_D2R_P<7..0>	8 75
PEG_D2R_N<7..0>	PEG_80D	PEG_D2R		PEG_D2R_N<7..0>	8 75
PEG_D2R_C_P<7..0>	PEG_80D	PEG_D2R		PEG_D2R_C_P<7..0>	6 75
PEG_D2R_C_N<7..0>	PEG_80D	PEG_D2R		PEG_D2R_C_N<7..0>	6 75

SYNC MASTER=K92.MLB		SYNC DATE=08/09/2010	
PAGE TITLE			
CPU Constraints			
Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			100 OF 132
II NOT TO REPRODUCE OR COPY IT			SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			93 OF 105
IV ALL RIGHTS RESERVED			

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_*	*	MEM_CLK2MEM
MEM_CMD	MEM_*	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CTRL	MEM_*	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_DATA	MEM_*	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DQS	MEM_*	*	MEM_DQS2MEM
MEM_*	*	*	MEM_2OTHER

DDR3:  
DQ/DM signals should be matched within 0.508mm of associated DQS pair.  
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.  
DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].  
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.  
CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.  
A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.  
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.  
Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from processor ball to SODIMM pad is 114.3mm.  
SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_37D	MEM_CLK	MEM_A_CLK P<5..0>	6 11 27
MEM_A_CLK	MEM_37D	MEM_CLK	MEM_A_CLK N<5..0>	6 11 27
MEM_A_CNTR	MEM_37S	MEM_CTRL	MEM_A_CKE<3..0>	6 11 27
MEM_A_CNTR	MEM_37S	MEM_CTRL	MEM_A_CS L<3..0>	6 11 27
MEM_A_CNTR	MEM_37S	MEM_CTRL	MEM_A_ODT<3..0>	6 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_A<15..0>	6 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BA<2..0>	6 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_RAS L	6 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_CAS L	6 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_WE L	6 11 27
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM_A_DQ<7..0>	6 11 28
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM_A_DQ<15..8>	6 11 28
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM_A_DQ<23..16>	6 11 28
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM_A_DQ<31..24>	6 11 28
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM_A_DQ<39..32>	6 11 28
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM_A_DQ<47..40>	6 11 28
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM_A_DQ<55..48>	6 11 28
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM_A_DQ<63..56>	6 11 28
MEM_B_CLK	MEM_37D	MEM_CLK	MEM_B_CLK P<5..0>	6 11 29
MEM_B_CLK	MEM_37D	MEM_CLK	MEM_B_CLK N<5..0>	6 11 29
MEM_B_CNTR	MEM_37S	MEM_CTRL	MEM_B_CKE<3..0>	6 11 29
MEM_B_CNTR	MEM_37S	MEM_CTRL	MEM_B_CS L<3..0>	6 11 29
MEM_B_CNTR	MEM_37S	MEM_CTRL	MEM_B_ODT<3..0>	6 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<15..0>	6 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BA<2..0>	6 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_RAS L	6 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_CAS L	6 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_WE L	6 11 29
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM_B_DQ<7..0>	6 11 28
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM_B_DQ<15..8>	6 11 28
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM_B_DQ<23..16>	6 11 28
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM_B_DQ<31..24>	6 11 28
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM_B_DQ<39..32>	6 11 28
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM_B_DQ<47..40>	6 11 28
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM_B_DQ<55..48>	6 11 28
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM_B_DQ<63..56>	6 11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS P<0>	6 11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS N<0>	6 11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS P<1>	6 11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS N<1>	6 11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS P<2>	6 11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS N<2>	6 11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS P<3>	6 11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS N<3>	6 11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS P<4>	6 11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS N<4>	6 11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS P<5>	6 11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS N<5>	6 11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS P<6>	6 11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS N<6>	6 11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS P<7>	6 11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS N<7>	6 11 28

SYNC MASTER=K91 MLB SYNC DATE=06/25/2011

Memory Constraints

Drawing Number: 051-9585  
Revision: 3.0.0

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

Page: 101 OF 132  
Sheet: 94 OF 105

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	1001, 1002, 1003, 10010	=4:1_SPACING	?	DISPLAYPORT	TOP, BOTTOM	=4:1_SPACING	?
LVDS	1001, 1002, 1003, 10010	=4:1_SPACING	?	LVDS	TOP, BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D_ALT	*	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4:1_SPACING	?
USB_RBIAS	*	15 MIL	?


SOURCE: CR SFF PLATFORM DESIGN GUIDE V0.7, TABLE 4-211, 1X1+

USB 3.0 Interface Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3	*	=5:1_SPACING	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_P
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_N
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_P
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_N
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_P<2..0>
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_N<2..0>
LVDS_IG_A_DATA1	LVDS_85D	LVDS	LVDS_IG_A_DATA_P<3>
LVDS_IG_A_DATA1	LVDS_85D	LVDS	LVDS_IG_A_DATA_N<3>
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_P<2..0>
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_N<2..0>
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_C_P
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_C_N
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_RC_P
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_RC_N
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_P
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_N
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_P
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_N
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_C_P
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_C_N
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_RC_P
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_RC_N
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_RDROUT_P
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_RDROUT_N
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_RDRIN_P
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_RDRIN_N
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_RDROUT_P
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_RDROUT_N
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_RDRIN_P
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_RDRIN_N
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_P
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_N
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_P
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_N
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_N
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_C_P
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_C_N
PCH_SATA3_ICOMP	SATA_50SE	SATA_ICOMP	PCH_SATA3COMP
PCH_SATA3_ICOMP	SATA_178E	SATA_ICOMP	PCH_SATA3COMP
USB_EXT_A	USB_85D	USB	USB_EXT_A_P
USB_EXT_A	USB_85D	USB	USB_EXT_A_N
USB_EXT_B_MUX	USB_85D	USB	USB_EXT_B_MUX_P
USB_EXT_B_MUX	USB_85D	USB	USB_EXT_B_MUX_N
USB_EXT_C	USB_85D	USB	USB_EXT_C_P
USB_EXT_C	USB_85D	USB	USB_EXT_C_N
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_P
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_N
USB_CAMERA	USB_85D	USB	USB_CAMERA_P
USB_CAMERA	USB_85D	USB	USB_CAMERA_N
USB_BT	USB_85D	USB	USB_BT_P
USB_BT	USB_85D	USB	USB_BT_N
USB_BT	USB_85D	USB	USB_BT_CONN_P
USB_BT	USB_85D	USB	USB_BT_CONN_N
USB_TPAD	USB_85D	USB	USB_TPAD_P
USB_TPAD	USB_85D	USB	USB_TPAD_N
USB_TPAD	USB_85D	USB	USB_TPAD_R_P
USB_TPAD	USB_85D	USB	USB_TPAD_R_N
USB_EXTD_XHCI	USB_85D	USB	USB_EXTD_XHCI_P
USB_EXTD_XHCI	USB_85D	USB	USB_EXTD_XHCI_N
USB_HUB_UP	USB_85D	USB	USB_HUB_UP_P
USB_HUB_UP	USB_85D	USB	USB_HUB_UP_N
USB_IR	USB_85D	USB	USB_IR_P
USB_IR	USB_85D	USB	USB_IR_N
PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS	PCH_USB_RBIAS
USB3_EXT_A_TX	USB_85D	USB3	USB3_EXT_A_TX_P
USB3_EXT_A_TX	USB_85D	USB3	USB3_EXT_A_TX_N
USB3_EXT_B_RX	USB_85D	USB3	USB3_EXT_B_RX_P
USB3_EXT_B_RX	USB_85D	USB3	USB3_EXT_B_RX_N
USB3_EXT_TX	USB_85D	USB3	USB3_EXT_TX_F_P
USB3_EXT_TX	USB_85D	USB3	USB3_EXT_TX_F_N
USB3_EXT_RX	USB_85D	USB3	USB3_EXT_RX_F_P
USB3_EXT_RX	USB_85D	USB3	USB3_EXT_RX_F_N
USB3_EXT_TX	USB_85D	USB3	USB3_EXT_TX_C_P
USB3_EXT_TX	USB_85D	USB3	USB3_EXT_TX_C_N
USB3_EXT_TX	USB_85D	USB3	USB3_EXTB_TX_C_P
USB3_EXT_TX	USB_85D	USB3	USB3_EXTB_TX_C_N
USB3_EXT_TX	USB_85D	USB3	USB3_EXTB_TX_F_P
USB3_EXT_TX	USB_85D	USB3	USB3_EXTB_TX_F_N
USB3_EXT_RX	USB_85D	USB3	USB3_EXTB_RX_F_P
USB3_EXT_RX	USB_85D	USB3	USB3_EXTB_RX_F_N
USB3_EXT_TX	USB_85D	USB3	USB3_EXTB_TX_P
USB3_EXT_RX	USB_85D	USB3	USB3_EXTB_RX_P
USB3_EXT_RX	USB_85D	USB3	USB3_EXTB_RX_N
USB3_EXT_RX	USB_85D	USB3	USB3_EXTB_RX_N
USB3_EXTB_EHCI	USB_85D	USB	USB3_EXTB_EHCI_P
USB3_EXTB_EHCI	USB_85D	USB	USB3_EXTB_EHCI_N
USB3_EXTB_XHCI	USB_85D	USB	USB3_EXTB_XHCI_P
USB3_EXTB_XHCI	USB_85D	USB	USB3_EXTB_XHCI_N
USB3_EXTB_MUX	USB_85D	USB	USB3_EXTB_MUX_P
USB3_EXTB_MUX	USB_85D	USB	USB3_EXTB_MUX_N
USB_SMC	USB_85D	USB	USB_SMC_N
USB_SMC	USB_85D	USB	USB_SMC_P
USB_EXT_A	USB_85D	USB	USB_EXT_A_MUXED_P
USB_EXT_A	USB_85D	USB	USB_EXT_A_MUXED_N
USB_EXT_A	USB_85D	USB	USB_EXT_A_MUXED_F_P
USB_EXT_A	USB_85D	USB	USB_EXT_A_MUXED_F_N

SYNC MASTER=K92_MLB		SYNC DATE=08/09/2010	
PAGE TITLE			
<b>PCH Constraints 1</b>			
 <b>Apple Inc.</b>	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		102 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		95 OF 105	
IV ALL RIGHTS RESERVED			

LPC Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC\_50S and CLK\_LPC\_50S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK\_LPC.

SMBus Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB\_50S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA\_50S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SIO Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_SLOW\_45S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK\_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

PCH Net Properties

Large table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists various nets like LPC\_FRAME\_L, LPC\_RESET\_L, LPC\_CLK33M\_SMC\_R, SMBUS\_PCH\_CLK, HDA\_BIT\_CLK, SPI\_CLK\_R, PCIE\_ENET\_R2D\_P, etc.

D

C

B

A

D

C

B

A

Metadata box containing drawing title 'PCH Constraints 2', drawing number '051-9585', revision '3.0.0', and Apple Inc. logo. Includes a notice of proprietary property and page/shown counts.



8

7

6

5

4

3

2

1

## CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50E	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR	*	=3X_DIELECTRIC	?

SOURCE: Attila Farkas Email - 8/2/10

## CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

## Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
ENET_RESET_L	ENET_50E	ENET_3X	ENET_RESET_L	30 36
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI P<3,,0>	36 37
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI N<3,,0>	36 37
ENET	ENET_50E	ENET_CR	SDCONN_DATA<7,,0>	30 36
ENET	ENET_50E	ENET_CR	SDCONN_CMD	30 36
ENET	ENET_50E	ENET_CR	SDCONN_CLK	30 36
ENET	ENET_50E	ENET_CR	SDCONN_CLK_R	30
ENET	ENET_50E	ENET_CR	SDCONN_CLK_R_L	30
ENET	ENET_50E	ENET_CR	SDCONN_R_DATA<7,,0>	30

D

D

C

C

## FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

## FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FW_P0_TPA_P	FW_110D	FW_3X	FW_P0_TPA_P	38 40
FW_P0_TPA_N	FW_110D	FW_3X	FW_P0_TPA_N	38 40
FW_P0_TPB_P	FW_110D	FW_3X	FW_P0_TPB_P	38 40
FW_P0_TPB_N	FW_110D	FW_3X	FW_P0_TPB_N	38 40
FW_P1_TPA_P	FW_110D	FW_3X	FW_P1_TPA_P	38 40
FW_P1_TPA_N	FW_110D	FW_3X	FW_P1_TPA_N	38 40
FW_P1_TPB_P	FW_110D	FW_3X	FW_P1_TPB_P	38 40
FW_P1_TPB_N	FW_110D	FW_3X	FW_P1_TPB_N	38 40
Port 2 Not Used				

B

B

A

A

PAGE TITLE		DRAWING NUMBER		SIZE
Ethernet/FW Constraints		051-9585		D
Apple Inc.		REVISION		3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		104 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		97 OF 105
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

8

7

6

5

4

3

2

1

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt I2C Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: TBT\_I2C\_55S, \*, =55\_OHM\_SE, =55\_OHM\_SE, =55\_OHM\_SE, =55\_OHM\_SE, =STANDARD, =STANDARD

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: TBT\_I2C, \*, =2x\_DIELECTRIC, ?

Thunderbolt SPI Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: TBT\_SPI\_55S, \*, =55\_OHM\_SE, =55\_OHM\_SE, =55\_OHM\_SE, =55\_OHM\_SE, =STANDARD, =STANDARD

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: TBT\_SPI, \*, =2x\_DIELECTRIC, ?

Thunderbolt/DP Connector Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows: TBTDP\_80D, TBTDP\_100D

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows: TBTDP, TBTDP

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

Thunderbolt/DP Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists various net constraints like TBT\_R2D, TBT\_D2R, DP\_SDRVA, TBT\_A ML, etc.

Thunderbolt IC Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists IC net constraints like DP\_TBTSNK0, DP\_TBTSNK1, DP\_TBTSRC, TBT\_I2C, TBT\_SPI, TBT\_R2D, TBT\_D2R.

Only used on hosts supporting Thunderbolt video-in

Thunderbolt Constraints header with Apple logo, drawing number 051-9585, revision 3.0.0, and a notice of proprietary property.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

### SMC SMBus Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	45 48
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	45 48
SMBUS_SMC_1_S0_SCL	SMB_50S	SMB	SMBUS_SMC_1_S0_SCL	45 48
SMBUS_SMC_1_S0_SDA	SMB_50S	SMB	SMBUS_SMC_1_S0_SDA	45 48
SMBUS_SMC_2_S3_SCL	SMB_50S	SMB	SMBUS_SMC_2_S3_SCL	6 45 48
SMBUS_SMC_2_S3_SDA	SMB_50S	SMB	SMBUS_SMC_2_S3_SDA	6 45 48
SMBUS_SMC_3_SCL	SMB_50S	SMB	SMBUS_SMC_3_SCL	45 48
SMBUS_SMC_3_SDA	SMB_50S	SMB	SMBUS_SMC_3_SDA	45 48
SMBUS_SMC_5_G3_SCL	SMB_50S	SMB	SMBUS_SMC_5_G3_SCL	6 45 48
SMBUS_SMC_5_G3_SDA	SMB_50S	SMB	SMBUS_SMC_5_G3_SDA	6 45 48

### SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	65
	1TO1_DIFFPAIR		CHGR_CSI_N	65
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	65
	1TO1_DIFFPAIR		CHGR_CSO_N	65

D  
C  
B  
A

D  
C  
B  
A

SYNC MASTER=J31 YONAS		SYNC DATE=08/11/2011	
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	106 OF 132	
	SHEET	99 OF 105	

GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5X_DIELECTRIC	?
GDDR5_CMD	*	=3X_DIELECTRIC	?
GDDR5_DATA	*	=3X_DIELECTRIC	?
GDDR5_EDC	*	=5X_DIELECTRIC	?

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel.  
 DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.  
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.  
 Max length of LVDS/DisplayPort/TMDS traces: 13 inches.  
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	NAME	VALUE
FR_A0_CLK	gddr5_80n	gddr5_clk	FB_A0_CLK_P	77 79
FR_A0_CLK	gddr5_80n	gddr5_clk	FB_A0_CLK_N	77 79
FR_A1_CLK	gddr5_80n	gddr5_clk	FB_A1_CLK_P	77 79
FR_A1_CLK	gddr5_80n	gddr5_clk	FB_A1_CLK_N	77 79
FR_A0_CMD	gddr5_45se	gddr5_cmd	FB_A0_A<8..0>	6 77 79
FR_A1_CMD	gddr5_45se	gddr5_cmd	FB_A1_A<8..0>	6 77 79
FR_A0_CMD	gddr5_45se	gddr5_cmd	FB_A0_ABI_L	6 77 79
FR_A1_CMD	gddr5_45se	gddr5_cmd	FB_A1_ABI_L	6 77 79
FR_A0_CMD	gddr5_45se	gddr5_cmd	FB_A0_RAS_L	77 79
FR_A1_CMD	gddr5_45se	gddr5_cmd	FB_A1_RAS_L	77 79
FR_A0_CMD	gddr5_45se	gddr5_cmd	FB_A0_CAS_L	77 79
FR_A1_CMD	gddr5_45se	gddr5_cmd	FB_A1_CAS_L	77 79
FR_A0_CMD	gddr5_45se	gddr5_cmd	FB_A0_WE_L	77 79
FR_A1_CMD	gddr5_45se	gddr5_cmd	FB_A1_WE_L	77 79
FR_A0_CMD_R	gddr5_45se	gddr5_cmd	FB_A0_CKE_L	77 79
FR_A1_CMD_R	gddr5_45se	gddr5_cmd	FB_A1_CKE_L	77 79
FR_A0_CMD	gddr5_45se	gddr5_cmd	FB_A0_CS_L	77 79
FR_A1_CMD	gddr5_45se	gddr5_cmd	FB_A1_CS_L	77 79
FR_A0_EDC0	gddr5_45se	gddr5_edc	FB_A0_EDC<0>	6 77 79
FR_A0_EDC1	gddr5_45se	gddr5_edc	FB_A0_EDC<1>	6 77 79
FR_A0_EDC2	gddr5_45se	gddr5_edc	FB_A0_EDC<2>	6 77 79
FR_A0_EDC3	gddr5_45se	gddr5_edc	FB_A0_EDC<3>	6 77 79
FR_A1_EDC0	gddr5_45se	gddr5_edc	FB_A1_EDC<0>	6 77 79
FR_A1_EDC1	gddr5_45se	gddr5_edc	FB_A1_EDC<1>	6 77 79
FR_A1_EDC2	gddr5_45se	gddr5_edc	FB_A1_EDC<2>	6 77 79
FR_A1_EDC3	gddr5_45se	gddr5_edc	FB_A1_EDC<3>	6 77 79
FR_A0_DBI_0	gddr5_45se	gddr5_data	FB_A0_DBI_L<0>	6 77 79
FR_A0_DBI_1	gddr5_45se	gddr5_data	FB_A0_DBI_L<1>	6 77 79
FR_A0_DBI_2	gddr5_45se	gddr5_data	FB_A0_DBI_L<2>	6 77 79
FR_A0_DBI_3	gddr5_45se	gddr5_data	FB_A0_DBI_L<3>	6 77 79
FR_A1_DBI_0	gddr5_45se	gddr5_data	FB_A1_DBI_L<0>	6 77 79
FR_A1_DBI_1	gddr5_45se	gddr5_data	FB_A1_DBI_L<1>	6 77 79
FR_A1_DBI_2	gddr5_45se	gddr5_data	FB_A1_DBI_L<2>	6 77 79
FR_A1_DBI_3	gddr5_45se	gddr5_data	FB_A1_DBI_L<3>	6 77 79
FR_A0_WCLK0	gddr5_80n	gddr5_cmd	FB_A0_WCLK_P<0>	6 77 79
FR_A0_WCLK0	gddr5_80n	gddr5_cmd	FB_A0_WCLK_N<0>	6 77 79
FR_A0_WCLK1	gddr5_80n	gddr5_cmd	FB_A0_WCLK_P<1>	6 77 79
FR_A0_WCLK1	gddr5_80n	gddr5_cmd	FB_A0_WCLK_N<1>	6 77 79
FR_A1_WCLK0	gddr5_80n	gddr5_cmd	FB_A1_WCLK_P<0>	6 77 79
FR_A1_WCLK0	gddr5_80n	gddr5_cmd	FB_A1_WCLK_N<0>	6 77 79
FR_A1_WCLK1	gddr5_80n	gddr5_cmd	FB_A1_WCLK_P<1>	6 77 79
FR_A1_WCLK1	gddr5_80n	gddr5_cmd	FB_A1_WCLK_N<1>	6 77 79
FR_A0_DQ_0	gddr5_45se	gddr5_data	FB_A0_DQ<7..0>	6 77 79
FR_A0_DQ_1	gddr5_45se	gddr5_data	FB_A0_DQ<15..8>	6 77 79
FR_A0_DQ_2	gddr5_45se	gddr5_data	FB_A0_DQ<23..16>	6 77 79
FR_A0_DQ_3	gddr5_45se	gddr5_data	FB_A0_DQ<31..24>	6 77 79
FR_A1_DQ_0	gddr5_45se	gddr5_data	FB_A1_DQ<7..0>	6 77 79
FR_A1_DQ_1	gddr5_45se	gddr5_data	FB_A1_DQ<15..8>	6 77 79
FR_A1_DQ_2	gddr5_45se	gddr5_data	FB_A1_DQ<23..16>	6 77 79
FR_A1_DQ_3	gddr5_45se	gddr5_data	FB_A1_DQ<31..24>	6 77 79
FR_A0_CMD_R	gddr5_45se	gddr5_cmd	FB_A0_RESET_L	77 79
FR_A1_CMD_R	gddr5_45se	gddr5_cmd	FB_A1_RESET_L	77 79

GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	NAME	VALUE
FR_B0_CLK	gddr5_80n	gddr5_clk	FB_B0_CLK_P	77 80
FR_B0_CLK	gddr5_80n	gddr5_clk	FB_B0_CLK_N	77 80
FR_B1_CLK	gddr5_80n	gddr5_clk	FB_B1_CLK_P	77 80
FR_B1_CLK	gddr5_80n	gddr5_clk	FB_B1_CLK_N	77 80
FR_B0_CMD	gddr5_45se	gddr5_cmd	FB_B0_A<8..0>	6 77 80
FR_B1_CMD	gddr5_45se	gddr5_cmd	FB_B1_A<8..0>	6 77 80
FR_B0_CMD	gddr5_45se	gddr5_cmd	FB_B0_ABI_L	6 77 80
FR_B1_CMD	gddr5_45se	gddr5_cmd	FB_B1_ABI_L	6 77 80
FR_B0_CMD	gddr5_45se	gddr5_cmd	FB_B0_RAS_L	77 80
FR_B1_CMD	gddr5_45se	gddr5_cmd	FB_B1_RAS_L	77 80
FR_B0_CMD	gddr5_45se	gddr5_cmd	FB_B0_CAS_L	77 80
FR_B1_CMD	gddr5_45se	gddr5_cmd	FB_B1_CAS_L	77 80
FR_B0_CMD	gddr5_45se	gddr5_cmd	FB_B0_WE_L	77 80
FR_B1_CMD	gddr5_45se	gddr5_cmd	FB_B1_WE_L	77 80
FR_B0_CMD_R	gddr5_45se	gddr5_cmd	FB_B0_CKE_L	77 80
FR_B1_CMD_R	gddr5_45se	gddr5_cmd	FB_B1_CKE_L	77 80
FR_B0_CMD	gddr5_45se	gddr5_cmd	FB_B0_CS_L	77 80
FR_B1_CMD	gddr5_45se	gddr5_cmd	FB_B1_CS_L	77 80
FR_B0_EDC0	gddr5_45se	gddr5_edc	FB_B0_EDC<0>	6 77 80
FR_B0_EDC1	gddr5_45se	gddr5_edc	FB_B0_EDC<1>	6 77 80
FR_B0_EDC2	gddr5_45se	gddr5_edc	FB_B0_EDC<2>	6 77 80
FR_B0_EDC3	gddr5_45se	gddr5_edc	FB_B0_EDC<3>	6 77 80
FR_B1_EDC0	gddr5_45se	gddr5_edc	FB_B1_EDC<0>	6 77 80
FR_B1_EDC1	gddr5_45se	gddr5_edc	FB_B1_EDC<1>	6 77 80
FR_B1_EDC2	gddr5_45se	gddr5_edc	FB_B1_EDC<2>	6 77 80
FR_B1_EDC3	gddr5_45se	gddr5_edc	FB_B1_EDC<3>	6 77 80
FR_B0_DBI_0	gddr5_45se	gddr5_data	FB_B0_DBI_L<0>	6 77 80
FR_B0_DBI_1	gddr5_45se	gddr5_data	FB_B0_DBI_L<1>	6 77 80
FR_B0_DBI_2	gddr5_45se	gddr5_data	FB_B0_DBI_L<2>	6 77 80
FR_B0_DBI_3	gddr5_45se	gddr5_data	FB_B0_DBI_L<3>	6 77 80
FR_B1_DBI_0	gddr5_45se	gddr5_data	FB_B1_DBI_L<0>	6 77 80
FR_B1_DBI_1	gddr5_45se	gddr5_data	FB_B1_DBI_L<1>	6 77 80
FR_B1_DBI_2	gddr5_45se	gddr5_data	FB_B1_DBI_L<2>	6 77 80
FR_B1_DBI_3	gddr5_45se	gddr5_data	FB_B1_DBI_L<3>	6 77 80
FR_B0_WCLK0	gddr5_80n	gddr5_cmd	FB_B0_WCLK_P<0>	6 77 80
FR_B0_WCLK0	gddr5_80n	gddr5_cmd	FB_B0_WCLK_N<0>	6 77 80
FR_B0_WCLK1	gddr5_80n	gddr5_cmd	FB_B0_WCLK_P<1>	6 77 80
FR_B0_WCLK1	gddr5_80n	gddr5_cmd	FB_B0_WCLK_N<1>	6 77 80
FR_B1_WCLK0	gddr5_80n	gddr5_cmd	FB_B1_WCLK_P<0>	6 77 80
FR_B1_WCLK0	gddr5_80n	gddr5_cmd	FB_B1_WCLK_N<0>	6 77 80
FR_B1_WCLK1	gddr5_80n	gddr5_cmd	FB_B1_WCLK_P<1>	6 77 80
FR_B1_WCLK1	gddr5_80n	gddr5_cmd	FB_B1_WCLK_N<1>	6 77 80
FR_B0_DQ_0	gddr5_45se	gddr5_data	FB_B0_DQ<7..0>	6 77 80
FR_B0_DQ_1	gddr5_45se	gddr5_data	FB_B0_DQ<15..8>	6 77 80
FR_B0_DQ_2	gddr5_45se	gddr5_data	FB_B0_DQ<23..16>	6 77 80
FR_B0_DQ_3	gddr5_45se	gddr5_data	FB_B0_DQ<31..24>	6 77 80
FR_B1_DQ_0	gddr5_45se	gddr5_data	FB_B1_DQ<7..0>	6 77 80
FR_B1_DQ_1	gddr5_45se	gddr5_data	FB_B1_DQ<15..8>	6 77 80
FR_B1_DQ_2	gddr5_45se	gddr5_data	FB_B1_DQ<23..16>	6 77 80
FR_B1_DQ_3	gddr5_45se	gddr5_data	FB_B1_DQ<31..24>	6 77 80
FR_B0_CMD_R	gddr5_45se	gddr5_cmd	FB_B0_RESET_L	77 80
FR_B1_CMD_R	gddr5_45se	gddr5_cmd	FB_B1_RESET_L	77 80

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	NAME	VALUE
LVDS_A_CLK	lvds_85n	lvds	LVDS_A_CLK_P	86 89
LVDS_A_CLK	lvds_85n	lvds	LVDS_A_CLK_N	86 89
LVDS_A_DATA	lvds_85n	lvds	LVDS_A_DATA_P<2..0>	86 89
LVDS_A_DATA	lvds_85n	lvds	LVDS_A_DATA_N<2..0>	86 89
LVDS_B_CLK	lvds_85n	lvds	LVDS_B_CLK_P	86 89
LVDS_B_CLK	lvds_85n	lvds	LVDS_B_CLK_N	86 89
LVDS_B_DATA	lvds_85n	lvds	LVDS_B_DATA_P<2..0>	86 89
LVDS_B_DATA	lvds_85n	lvds	LVDS_B_DATA_N<2..0>	86 89
	lvds_85n	lvds	LVDS_CONN_A_CLK_P	6 85
	lvds_85n	lvds	LVDS_CONN_A_CLK_N	6 85
	lvds_85n	lvds	LVDS_CONN_B_CLK_P	6 85
	lvds_85n	lvds	LVDS_CONN_B_CLK_N	6 85
	lvds_85n	lvds	LVDS_CONN_A_CLK_P	85 86
	lvds_85n	lvds	LVDS_CONN_A_DATA_P<2..0>	6 85 86
	lvds_85n	lvds	LVDS_CONN_A_DATA_N<2..0>	6 85 86
	lvds_85n	lvds	LVDS_CONN_B_CLK_P	85 86
	lvds_85n	lvds	LVDS_CONN_B_CLK_N	85 86
	lvds_85n	lvds	LVDS_CONN_B_DATA_P<2..0>	6 85 86
	lvds_85n	lvds	LVDS_CONN_B_DATA_N<2..0>	6 85 86

Kepler Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	NAME	VALUE
GPU_CLK27M_IN	clk_slow_45e	clk_slow	GPU_OSC_27M_XTALIN	81 82
GPU_CLK27M_OUT	clk_slow_45e	clk_slow	GPU_OSC_27M_XTALOUT	81 82
	clk_slow_45e	clk_slow	GPU_OSC_27M_XTALOUT_R	82
LVDS_EG_A_CLK	lvds_85n	lvds	LVDS_EG_A_CLK_P	81 89
LVDS_EG_A_CLK	lvds_85n	lvds	LVDS_EG_A_CLK_N	81 89
LVDS_EG_A_DATA	lvds_85n	lvds	LVDS_EG_A_DATA_P<2..0>	81 89
LVDS_EG_A_DATA	lvds_85n	lvds	LVDS_EG_A_DATA_N<2..0>	81 89
LVDS_EG_A_DATA1	lvds_85n	lvds	LVDS_EG_A_DATA_P<3>	
LVDS_EG_A_DATA1	lvds_85n	lvds	LVDS_EG_A_DATA_N<3>	
LVDS_EG_B_DATA	lvds_85n	lvds	LVDS_EG_B_DATA_P<2..0>	81 89
LVDS_EG_B_DATA	lvds_85n	lvds	LVDS_EG_B_DATA_N<2..0>	81 89
LVDS_EG_B_DATA1	lvds_85n	lvds	LVDS_EG_B_DATA_P<3>	
LVDS_EG_B_DATA1	lvds_85n	lvds	LVDS_EG_B_DATA_N<3>	
DP_EXTA_ML	dp_85n	dtislayport	DP_EXTA_ML_C_P<3..0>	81 87
DP_EXTA_ML	dp_85n	dtislayport	DP_EXTA_ML_C_N<3..0>	81 87
DP_AUX_CH	dp_85n	dtislayport	DP_EXTA_AUXCH_C_P	86 87
DP_AUX_CH	dp_85n	dtislayport	DP_EXTA_AUXCH_C_N	86 87
DP_AUX_CH	dp_85n	dtislayport	DP_EXTA_AUXCH_P	81 86
DP_AUX_CH	dp_85n	dtislayport	DP_EXTA_AUXCH_N	81 86
	dp_85n	dtislayport	DP_EXTA_ML_P<3..0>	87
	dp_85n	dtislayport	DP_EXTA_ML_N<3..0>	87
	dp_85n	dtislayport	DP_EXTA_AUXCH_P	87
	dp_85n	dtislayport	DP_EXTA_AUXCH_N	87

SYNC MASTER=K92\_MLB SYNC DATE=08/09/2010

<b>GPU (Kepler) CONSTRAINTS</b>		DRAWING NUMBER	051-9585
Apple Inc.		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	107 OF 132
		SHEET	100 OF 105

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1Y01_558	*	=111_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=111_DIFFPAIR	=111_DIFFPAIR
THERM_1Y01_558	*	=111_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=111_DIFFPAIR	=111_DIFFPAIR
DIFFPAIR	*	=111_DIFFPAIR	=111_DIFFPAIR	=111_DIFFPAIR	=111_DIFFPAIR	=111_DIFFPAIR	=111_DIFFPAIR
AUDIODIFF	*	=111_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=211_SPACING	?
THERM	*	=211_SPACING	?
AUDIO	*	=211_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=211_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=211_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=211_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P20M
MEM_CMD	GND	*	GND_P20M
MEM_CTRL	GND	*	GND_P20M
MEM_DQS	GND	*	GND_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_85D	*	OVERWRITE	OVERWRITE	0.09 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
CPU_27P4S	BOTTOM	OVERWRITE	OVERWRITE	0.23 MM	100 MIL	OVERWRITE	OVERWRITE

**Graphics ,SATA Constraint Relaxations**

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COP	GND	*	GND_P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RESET_MDI	GND	*	GND_P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P20M
PCIE	GND	*	GND_P20M
SATA	GND	*	GND_P20M
USB	GND	*	GND_P20M
CLK_PCIE	SB_POWER	*	PWR_P20M
SATA	SB_POWER	*	PWR_P20M
USB	SB_POWER	*	PWR_P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P20M

**A Memory Constraint Relaxations**

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

**J31 Specific Net Properties**

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	SENSE_1Y01_558	ENSECONN P<3..0>	37
	SENSE_1Y01_558	ENSECONN N<3..0>	37
	SENSE_1Y01_558	CPUTHMENS D2 P	51
	SENSE_1Y01_558	CPUTHMENS D2 N	51
	SENSE_1Y01_558	CPUTHMENS D1 P	51
	SENSE_1Y01_558	CPUTHMENS D1 N	51
	SENSE_1Y01_558	GPUTHMENS D P	51
	SENSE_1Y01_558	GPUTHMENS D N	51
	SENSE_1Y01_558	GPU_TDIODE P	51 81
	SENSE_1Y01_558	GPU_TDIODE N	51 81
	SENSE_1Y01_558	GPUVCORE_SENSE P	83 84
	SENSE_1Y01_558	GPUVCORE_SENSE N	83 84
	SENSE_1Y01_558	VCCSAS0_CS P	49 66
	SENSE_1Y01_558	VCCSAS0_CS N	49 66
	SENSE_1Y01_558	ISNS_1V5_S3_DDR P	49
	SENSE_1Y01_558	ISNS_1V5_S3_DDR N	49
	SENSE_1Y01_558	CPUVCCIOS0_CS P	49 71
	SENSE_1Y01_558	CPUVCCIOS0_CS N	49 71
	SENSE_1Y01_558	GFPIXMVP6_CS R P	
	SENSE_1Y01_558	GFPIXMVP6_CS R N	
	SENSE_1Y01_558	GFPIXMVP6_CS P	
	SENSE_1Y01_558	GFPIXMVP6_CS N	
	SENSE_1Y01_558	ISNS_AIRPORT N	103
	SENSE_1Y01_558	ISNS_AIRPORT P	103
	SENSE_1Y01_558	ISNS_HDD N	41 103
	SENSE_1Y01_558	ISNS_HDD P	41 103
	SENSE_1Y01_558	ISNS_LCDRELT N	
	SENSE_1Y01_558	ISNS_LCDRELT P	
	SENSE_1Y01_558	GFPIXMVP_ISNS2 P	84
	SENSE_1Y01_558	GFPIXMVP_ISNS2 N	84
	SENSE_1Y01_558	ISNS_PP1V0_S0GPU P	101
	SENSE_1Y01_558	ISNS_PP1V0_S0GPU N	101
	SENSE_1Y01_558	ISNS_PP1V5_S3 P	101
	SENSE_1Y01_558	ISNS_PP1V5_S3 N	101
	SENSE_1Y01_558	GFPIXMVP_ISNS1 P	84
	SENSE_1Y01_558	GFPIXMVP_ISNS1 N	84
	SENSE_1Y01_558	ISNS_PP1V05_S0GPU R P	103
	SENSE_1Y01_558	ISNS_PP1V05_S0GPU R N	103
	SENSE_1Y01_558	ISNS_PP3V3_S0GPU P	
	SENSE_1Y01_558	ISNS_PP3V3_S0GPU N	
	SENSE_1Y01_558	ISNS_TBT P	
	SENSE_1Y01_558	ISNS_TBT N	
	SENSE_1Y01_558	CPUIMVP_ISNSIG P	50 70
	SENSE_1Y01_558	CPUIMVP_ISNSIG N	50 70
	SENSE_1Y01_558	CPUIMVP_ISNSIG R P	50
	SENSE_1Y01_558	CPUIMVP_ISNSIG R N	50
	SENSE_1Y01_558	CPUIMVP_ISNS2G P	50 70
	SENSE_1Y01_558	CPUIMVP_ISNS2G N	50 70
	SENSE_1Y01_558	CPUIMVP_ISNS1 P	50 69 70
	SENSE_1Y01_558	CPUIMVP_ISNS1 N	50 69 70
	SENSE_1Y01_558	CPUIMVP_ISNS2 P	50 69 70
	SENSE_1Y01_558	CPUIMVP_ISNS2 N	50 69 70
	SENSE_1Y01_558	CPUIMVP_ISNS3 N	50 70
	SENSE_1Y01_558	ISNS_HS_OTHER P	50
	SENSE_1Y01_558	ISNS_HS_OTHER N	50
	SENSE_1Y01_558	ISNS_HS_GPU P	50
	SENSE_1Y01_558	ISNS_HS_GPU N	50
	SENSE_1Y01_558	ISNS_HS_COMPUTING P	50
	SENSE_1Y01_558	ISNS_HS_COMPUTING N	50
	SENSE_1Y01_558	CPUIMVP_ISNS P	50
	SENSE_1Y01_558	CPUIMVP_ISNS N	50
	SENSE_1Y01_558	ISNS_PP1V0_S0GPU P	101
	SENSE_1Y01_558	ISNS_PP1V0_S0GPU N	101
	SENSE_1Y01_558	ISNS_PP3V3_S3 P	
	SENSE_1Y01_558	ISNS_PP3V3_S3 N	
	SENSE_1Y01_558	CPU_VCORE_RMC P	105
	SENSE_1Y01_558	CPU_VCORE_RMC N	105
	SENSE_1Y01_558	ISNS_PP1V5_S3 P	101
	SENSE_1Y01_558	ISNS_PP1V5_S3 N	101
	SENSE_1Y01_558	ISNS_GPU R P	
	SENSE_1Y01_558	ISNS_GPU R N	
	SENSE_1Y01_558	ISNS_CPUVCCSA R P	49
	SENSE_1Y01_558	ISNS_CPUVCCSA R N	49
	SENSE_1Y01_558	ISNS_CPUVCCIO R P	49
	SENSE_1Y01_558	ISNS_CPUVCCIO R N	49
	SENSE_1Y01_558	CPUIMVP_ISUM R P	50
	SENSE_1Y01_558	CPUIMVP_ISUM R N	50
	SENSE_1Y01_558	CPUIMVP_ISUMG R P	50
	SENSE_1Y01_558	CPUIMVP_ISUMG R N	50
	SENSE_1Y01_558	ISNS_PP1V5_S3_R P	103
	SENSE_1Y01_558	ISNS_PP1V5_S3_R N	103
	SENSE_1Y01_558	ISNS_PPQPUFB_S0 R P	103
	SENSE_1Y01_558	ISNS_PPQPUFB_S0 R N	103
	SENSE_1Y01_558	P1V05_GPU_CS P	78 103
	SENSE_1Y01_558	P1V05_GPU_CS N	78 103
	SENSE_1Y01_558	GPUFB_CS P	78 103
	SENSE_1Y01_558	GPUFB_CS N	78 103
	SENSE_1Y01_558	ISNS_AIRPORT R P	103
	SENSE_1Y01_558	ISNS_AIRPORT R N	103
	SENSE_1Y01_558	ISNS_TBT R P	104
	SENSE_1Y01_558	ISNS_TBT R N	104
	SENSE_1Y01_558	P1V05_GPU_PEX_10VDD_SNS P	78 83
	SENSE_1Y01_558	P1V05_GPU_PEX_10VDD_SNS N	78 83
	SENSE_1Y01_558	GPU_FBVDQ0_SENSE P	77 78
	SENSE_1Y01_558	GPU_FBVDQ0_SENSE N	77 78

**J31 Specific Net Properties**

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE
	PCIE_CLK100M_AP_CONN_P	CLK_PCIE_90D	CLK_PCIE
	PCIE_CLK100M_AP_CONN_N	CLK_PCIE_90D	CLK_PCIE
	CHGR_CSI_R_P	1Y01_DIFFPAIR	
	CHGR_CSI_R_N	1Y01_DIFFPAIR	
	CHGR_CSO_R_P	1Y01_DIFFPAIR	
	CHGR_CSO_R_N	1Y01_DIFFPAIR	
	BI_MIC_P	AUDIOREF	AUDIO
	BI_MIC_N	AUDIOREF	AUDIO
	AUD_LO1_L_P	AUDIOREF	AUDIO
	AUD_LO1_L_N	AUDIOREF	AUDIO
	AUD_LO1_R_P	AUDIOREF	AUDIO
	AUD_LO1_R_N	AUDIOREF	AUDIO
	AUD_LO2_L_P	AUDIOREF	AUDIO
	AUD_LO2_L_N	AUDIOREF	AUDIO
	AUD_LO2_R_P	AUDIOREF	AUDIO
	AUD_LO2_R_N	AUDIOREF	AUDIO
	AUD_SPKRAMP_LIN_P	AUDIOREF	AUDIO
	AUD_SPKRAMP_LIN_N	AUDIOREF	AUDIO
	AUD_SPKRAMP_RIN_P	AUDIOREF	AUDIO
	AUD_SPKRAMP_RIN_N	AUDIOREF	AUDIO
	AUD_SPKRAMP_SUBIN_P	AUDIOREF	AUDIO
	AUD_SPKRAMP_SUBIN_N	AUDIOREF	AUDIO
	SM2375L_P	AUDIOREF	AUDIO
	SM2375L_N	AUDIOREF	AUDIO
	SM2375R_P	AUDIOREF	AUDIO
	SM2375R_N	AUDIOREF	AUDIO
	SM2375S_P	AUDIOREF	AUDIO
	SM2375S_N	AUDIOREF	AUDIO
	SPKRCONN_I_OUT_P	AUDIO	
	SPKRCONN_I_OUT_N	AUDIO	
	SPKRCONN_R_OUT_P	AUDIO	
	SPKRCONN_R_OUT_N	AUDIO	
	SPKRCONN_S_OUT_P	AUDIO	
	SPKRCONN_S_OUT_N	AUDIO	
	USB_TPAD_R_P	USB_85C	USB
	USB_TPAD_R_N	USB_85C	USB
	PP3V3_S5	SB_POWER	
	PP3V3_S0	SB_POWER	
	PP1V5_S3RS0	SB_POWER	
	GND	GND	

SYNC MASTER=K18\_MLB SYNC DATE=04/27/2010  
PAGE TITLE

**Project Specific Constraints**

Apple Inc.

DRAWING NUMBER	051-9585	SIZE	D
REVISION	3.0.0	BRANCH	
PAGE	108	OF	132
SHEET	101	OF	105

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

J31 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_PTH, BGA				MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
2794_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
2794_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL5, ISL10	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.170 MM	0.200 MM	0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL5, ISL10	Y	0.105 MM	0.091 MM	0.120 MM	0.120 MM	0.080 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.091 MM	0.120 MM	0.120 MM	0.080 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM	0.160 MM	0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL5, ISL10	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM	0.190 MM	0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL5, ISL10	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM	0.230 MM	0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL5, ISL10	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM	0.220 MM	0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4, ISL5, ISL10	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM	0.330 MM	0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	=DEFAULT	?
BGA_P10M	*	=DEFAULT	?
BGA_P20M	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?
10X_DIELECTRIC	*	0.700 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF_ALT	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF_ALT	ISL3, ISL4, ISL5, ISL10	Y	0.099 MM	0.099 MM	0.280 MM	0.280 MM	0.280 MM
90_OHM_DIFF_ALT	ISL2, ISL11	Y	0.099 MM	0.099 MM	0.280 MM	0.280 MM	0.280 MM
90_OHM_DIFF_ALT	TOP, BOTTOM	Y	0.130 MM	0.130 MM	0.300 MM	0.300 MM	0.300 MM


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYNC MASTER=K18 MLB		SYNC DATE=04/27/2016	
PAGE TITLE: PCB Rule Definitions			
DRAWING NUMBER: 051-9585		SIZE: D	
REVISION: 3.0.0		BRANCH:	
 Apple Inc.			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 109 OF 132 SHEET: 102 OF 105	


### DDR 1.5V S3 (CPU & Memory) Current Sense (IM1C)

Gain: 231.4x, EDP: 14.1 A  
 Rsense: 0.001 (RD010)  
 V across Rsense: 14.1 mV  
 Gain needed: 234.1x




### PCH Core (PCH VCCIO) Current Sense (ISBC)

Gain: 100x, EDP: 11.4 A  
 Rsense: 0.002 (R9840)  
 V across Rsense: 22.8 mV  
 Gain needed: 144.7x




### GPU 1.05V Current Sense (IG1C)

Gain: 649.35x, EDP: 4.9 A  
 Rsense: 0.001 (RD8310)  
 V across Rsense: 4.9 mV  
 Gain needed: 673.47x




### HDD Current Sense (IHDC)

Gain: 1000x, EDP: 2.5 A (12.5 W)  
 Rsense: 0.001 (R4599)  
 V across Rsense: 2.5 mV  
 Gain needed: 1320x




### GPU FB (1.35V/1.5V) Current Sense (IG3C)

Gain: 294.12x, EDP: 11 A  
 Rsense: 0.001 (R8360)  
 V across Rsense: 11 mV  
 Gain needed: 300x




### Airport Current Sense (IAPC)

Gain: 606x, EDP: 1 A  
 Rsense: 0.005 (R3552)  
 V across Rsense: 5 mV  
 Gain needed: 660x



### GPU FB (1.35V/1.5V) Voltage Sense (VG3C)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780008	2	RES,100K,201	CD029,CD049		LOADISNS:NO
11780008	3	RES,100K,201	CD019,CD039,CD069		XWLOADISNS:NO

Power Sensors: SMC Extended

Apple Inc.


051-9585

3.0.0


130 OF 132

103 OF 105


**Debug ADC**  
I2C Address: 0x10 / 0x11  
ADC Range: 0V to 4.096V  
LSB: 0.001V




**LCD Backlight Current Sense (IBLC)**  
Gain: 500x. EDP: 0.7 A  
Rsense: 0.005 (RD120)  
V across Rsense: 3.5 mV  
Gain needed: 942x




**3.3V S3 Current Sense (IR1C)**  
Gain: 500x. EDP: 1.8 A  
Rsense: 0.003 (RD164)  
V across Rsense: 5.4 mV  
Gain needed: 611x




**LCD Backlight Voltage Sense (VBLC)**  
Divider: -1/22



**T29 Current Sense (IHSP)**  
Gain: 215.5x. EDP: 3 A  
Rsense: 0.005 (RD140)  
V across Rsense: 15 mV  
Gain needed: 220x




**GPU 3.3V S0 Current Sense (IG2C)**  
Gain: 500x. EDP: 1.0 A  
Rsense: 0.005 (RD170)  
V across Rsense: 5 mV  
Gain needed: 660x



SIOC MASTER-331 YONGS		SIOC DATE=09/12/2011	
PAGE TITLE			
Power Sensors: Debug ADC		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		131 OF 132	
IV ALL RIGHTS RESERVED		SHEET	
		104 OF 105	



### CPU Rippler Voltage Sense (VCRP)



PAGE TITLE		DRAWING NUMBER		SIZE
Power Sensors: CPU Ripple		051-9585		D
REVISION		3.0.0		BRANCH
PAGE		132 OF 132		SHEET
105 OF 105				

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED