

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
6	0001395489	ENGINEERING RELEASED		2012-03-13

SCHEM, MLB, J30

03/12/12

Page	(.cna)	Contents	Sync	Date
1	1	Table of Contents	K901_MLB	02/15/2011
2	2	System Block Diagram	MASTER	02/15/2011
3	3	Revision History	K20A_MLB	03/26/2009
4	4	Revision History	K901_MLB	02/15/2011
5	5	BOM Configuration	K901_MLB	02/15/2011
6	7	FUNC TEST	K901_MLB	02/15/2011
7	8	Power Aliases	K901_MLB	02/15/2011
8	9	Signal Aliases	K901_MLB	02/15/2011
9	10	CPU DMI/PEG/FDI/RSVD	MASTER	02/15/2011
10	11	CPU CLOCK/MISC/JTAG	MASTER	02/15/2011
11	12	CPU DDR3 INTERFACES	MASTER	02/15/2011
12	13	CPU POWER	MASTER	02/15/2011
13	14	CPU GROUNDS	MASTER	02/15/2011
14	16	CPU DECOUPLING-I	JACK_J30	09/27/2011
15	17	CPU DECOUPLING-II	MASTER	02/15/2011
16	18	PCH SATA/PCIe/CLK/LPC/SPI	J31_MLB	06/13/2011
17	19	PCH DMI/FDI/PM/Graphics	J31_MLB	06/13/2011
18	20	PCH PCI/USB/TP/RSVD	J31_MLB	06/13/2011
19	21	PCH GPIO/MISC/NCTF	J31_MLB	06/13/2011
20	22	PCH POWER	J31_MLB	06/13/2011
21	23	PCH GROUNDS	J31_MLB	06/13/2011
22	24	PCH DECOUPLING	K901_MLB	02/15/2011
23	25	CPU & PCH XDP	J31_MLB	06/13/2011
24	26	Chipset Support	K901_MLB	02/15/2011
25	27	USB HUB & MUX	LINDA_J30	09/19/2011
26	28	CPU Memory S3 Support	K901_MLB	02/15/2011
27	29	DDR3 SO-DIMM Connector A	K901_MLB	02/15/2011
28	30	DDR3 Byte/Bit Swaps	K901_MLB	02/15/2011
29	31	DDR3 SO-DIMM Connector B	K901_MLB	02/15/2011
30	33	SD Card Connector	YONAS_J30	11/03/2011
31	34	DDR3/FRAMEBUF VREF MARGINING	J31_MLB	06/13/2011
32	35	X19/ALS/CAMERA CONNECTOR	K901_MLB	02/15/2011
33	36	T29 Host (1 of 2)	K901_MLB	02/15/2011
34	37	T29 Host (2 of 2)	K901_MLB	02/15/2011
35	38	T29 Power Support	K901_MLB	02/15/2011
36	39	ETHERNET PHY (CAESAR IV)	J31_MLB	06/15/2011
37	40	Ethernet Connector	K901_MLB	02/15/2011
38	41	FireWire LLC/PHY (FW643E)	K901_MLB	02/15/2011
39	42	FireWire Port & PHY Power	K901_MLB	06/23/2011
40	43	FireWire Connector	K901_MLB	02/15/2011
41	45	SATA/IR/SIL Connectors	YONAS_J30	11/08/2011
42	46	External A USB3 Connector	J31_MLB	07/08/2011
43	47	External B USB3 Connector	J31_MLB	07/08/2011
44	48	Front Flex Support	K901_MLB	02/15/2011
45	49	SMC	YONAS_J30	12/21/2011


Page	(.cna)	Contents	Sync	Date
46	50	SMC Support	YONAS_J30	01/02/2012
47	51	LPC+SPI Debug Connector	J31_MLB	06/15/2011
48	52	SMBus Connections	K901_MLB	02/15/2011
49	53	Power Sensors: Load Side	LINDA_J30	09/28/2011
50	54	Power Sensors: High Side	YONAS_J30	11/03/2011
51	55	Thermal Sensors	YONAS_J30	08/01/2011
52	56	Fan	K901_MLB	02/15/2011
53	57	WELLSRING 1	J31_MLB	07/01/2011
54	58	WELLSRING 2	JACK_J30	09/28/2011
55	59	Digital Accelerometer	K901_MLB	02/15/2011
56	61	SPI ROM	K901_MLB	02/15/2011
57	62	AUDIO: CODEC/REGULATOR	KAVITHA_J30	07/25/2011
58	64	AUDIO: DETECT/MIC BIAS	DIRK_J30	02/16/2012
59	65	AUDIO: HEADPHONE FILTER	KAVITHA_J30	07/25/2011
60	66	AUDIO: SPEAKER AMP	KAVITHA_J30	07/25/2011
61	67	AUDIO: JACK	DIRK_J30	11/10/2011
62	68	AUDIO:Jack Translators	DIRK_J30	02/20/2012
63	69	DC-In & Battery Connectors	JACK_J30	07/29/2011
64	70	PBus Supply & Battery Charger	JACK_J30	09/27/2011
65	71	System Agent Supply	JACK_J30	09/28/2011
66	72	5V/3.3V SUPPLY	JACK_J30	08/22/2011
67	73	1.5V DDR3 Supply	JACK_J30	07/28/2011
68	74	CPU IMVP7 & AXG VCore Regulator	JACK_J30	08/03/2011
69	75	CPU IMVP7 & AXG VCore Output	JACK_J30	07/28/2011
70	76	CPUVCCIO (1.05V) Power Supply	JACK_J30	09/28/2011
71	77	Misc Power Supplies	JACK_J30	07/28/2011
72	78	Power FETs	K901_MLB	02/15/2011
73	79	Power Control 1/ENABLE	K901_MLB	02/15/2011
74	90	LVDS CONNECTOR	K901_MLB	02/15/2011
75	93	DisplayPort/T29 A MUXing	K901_MLB	02/15/2011
76	94	Thunderbolt Connector A	K901_MLB	02/15/2011
77	97	LCD Backlight Driver	J31_MLB	07/08/2011
78	100	CPU Constraints	K901_MLB	02/15/2011
79	101	Memory Constraints	K901_MLB	02/15/2011
80	102	PCH Constraints 1	K901_MLB	02/15/2011
81	103	PCH Constraints 2	K901_MLB	02/15/2011
82	104	Ethernet/FW Constraints	K901_MLB	02/15/2011
83	105	T29 Constraints	K901_MLB	02/15/2011
84	106	SMC Constraints	K901_MLB	02/15/2011
85	108	Project Specific Constraints	K901_MLB	02/15/2011
86	109	PCB Rule Definitions	K901_MLB	02/15/2011

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9058	1	SCHEM, MLB, J30	SCH	CRITICAL	
820-3115	1	PCBF, MLB, J30	PCB	CRITICAL	

DRAWING
 TITLE=MLB
 ABBREV=DRAWING
 DATE_MODIFIED=Thu Mar 13 14:00:17 2012

DRAWING TITLE		
SCHEM, MLB, J30		
	Apple Inc.	DRAWING NUMBER 051-9058
NOTICE OF PROPRIETARY PROPERTY:		REVISION 6.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 1 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET 1 OF 86
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		




SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
System Block Diagram			
DRAWING NUMBER		051-9058	
REVISION		6.0.0	
PAGE		2 OF 109	
SHEET		2 OF 86	

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

J30 POWER SYSTEM ARCHITECTURE



www.qdzbwx.com

Revision History		
Apple Inc.	DRAWING NUMBER 051-9058	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 6.0.0	BRANCH PAGE 3 OF 109
		SHEET 3 OF 86

8

7

6

5

4

3

2

1

PROTO:

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=K901.MLS		SYNC DATE=02/15/2011	
Revision History			
 Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 109
		SHEET	4 OF 86

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
607-8895	CMN PTS,PCBA,MLB,J30	J30_COMMON:FET_PAIR
085-3092	J30 MLB DEVELOPMENT BOM	J30_DEVEL:ENG
607-8721	POWER FETS PAIR,FAIRCHILD,DDR,J30	DDR_POWER_FET:PAIR
607-8722	POWER FETS PAIR,FAIRCHILD,5V_S3,J30	5V_S3_POWER_FET:PAIR
607-8723	POWER FETS PAIR,FAIRCHILD,PBUS_CHARGER,J30	CHARGER_POWER_FET:PAIR
607-9309	POWER FETS PAIR,RENESAS,DDR,J30	DDR_POWER_FET:REN
607-9310	POWER FETS PAIR,RENESAS,5V_S3,J30	5V_S3_POWER_FET:REN
607-9311	POWER FETS PAIR,RENESAS,PBUS_CHARGER,J30	CHARGER_POWER_FET:REN
639-3752	PCBA,MLB,MOL,2.9G,J30	J30_CMNPTS,CPU_2_9GHZ,SODIMM:MOLEX,EEEE_F1YK
639-3756	PCBA,MLB,HYB,2.9G,J30	J30_CMNPTS,CPU_2_9GHZ,SODIMM:HYBRID,EEEE_F1YH
639-3753	PCBA,MLB,FOX,2.5G,J30	J30_CMNPTS,CPU_2_5GHZ,SODIMM:FOXCONN,EEEE_F1YI
639-3755	PCBA,MLB,HYB,2.5G,J30	J30_CMNPTS,CPU_2_5GHZ,SODIMM:HYBRID,EEEE_F1YJ
639-3751	PCBA,MLB,MOL,2.5G,J30	J30_CMNPTS,CPU_2_5GHZ,SODIMM:MOLEX,EEEE_F1YM
639-3754	PCBA,MLB,FOX,2.9G,J30	J30_CMNPTS,CPU_2_9GHZ,SODIMM:FOXCONN,EEEE_F1YQ

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYG]	CRITICAL	EEEE_F1YG
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYH]	CRITICAL	EEEE_F1YH
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYJ]	CRITICAL	EEEE_F1YJ
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYK]	CRITICAL	EEEE_F1YK
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYL]	CRITICAL	EEEE_F1YL
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYM]	CRITICAL	EEEE_F1YM

J30 BOM GROUPS

BOM GROUP	BOM OPTIONS
J30_COMMON	ALTERNATE_COMMON,J30_COMMON1,J30_COMMON2,J30_DEBUG:ENG,J30_PROGPARTS,T29BST:Y,TBTHV:P15V
J30_COMMON1	BATT_3S,CPOMEM_S0,USBHUB2513B,HUB_3NONREM,T29:YES,SDRV_PD,SDRV12C:MCU,AXG_PHASE1,BTPWR:S4,UV_GLUE_J30
J30_COMMON2	MIKEY_TPAD:22,RAMCFG_SLOT
J30_PROGPARTS	BOOTROM_PROG,SMC_PROG,TPAD_PROG,ENET_PROG,T29ROM:PROG,T29MCU:PROG
J30_DEVEL:ENG	BKLT:ENG,XDP_CONN,XDP_CPU:BPM,XDP_PCH,LPPLUS_CONN:YES,LOADISNS:YES,DRVREF_DAC,S0GOODO_LSL
J30_DEVEL:PVT	LPPLUS_CONN:YES,XDP_CONN
J30_DEBUG:ENG	DEVEL_BOM,MOJO:YES,XDP,LPPLUS_R:YES,VREFDQ:M1_M3,VREFCA:LDO_DAC
J30_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,MOJO:YES,XDP,LPPLUS_R:YES,VREFDQ:M1_M3,VREFCA:LDO,USBHUB2514B
J30_DEBUG:PROD	BKLT:PROD,MOJO:YES,XDP,LPPLUS_R:YES,LOADISNS:NO,VREFDQ:M1_M3,VREFCA:LDO,USBHUB2513B

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4113	1	IC,IVB,2C,35M,1028GA	U1000	CRITICAL	CPU_IVB_2C
337S4264	1	IVB,S ROM0,PRQ,LI,2.5,35W,2+2.1.1.3M,BGA	U1000	CRITICAL	CPU_2_5GHZ
337S4265	1	IVB,S ROM0,PRQ,LI,2.9,35W,2+2.1.25,4M,BGA	U1000	CRITICAL	CPU_2_9GHZ
337S4269	1	PANTHERPOINT,C1,SL78C,PRQ,BD82HM77	U1800	CRITICAL	
343S0534	1	IC,BCM5776580,ENET&SD,8X8	U3900	CRITICAL	
338S0753	1	IC,PW438,1348,REV:0001,LINK:PCI-E,12	U4100	CRITICAL	
338S1072	1	IC,T29,PRQ,S LJ3Y,FCBGA,15x15MM,C1	U3600	CRITICAL	T29:YES
353S3055	1	IC,P13VEDP212,X2 DISPLAYPORT 2:1 MIX,QFN	U9390	CRITICAL	
946-3827	1	J30 MLB DYMAX ADHESIVE 29993-8C 0.48G	UV_GLUE_J30	CRITICAL	UV_GLUE_J30
516S0806	1	CONN,204P,SODIMM,SOCKET,DDR3,3RAM,BGA,FOXCONN	J3100	CRITICAL	SODIMM:FOXCONN
516-0246	1	CONN,204P,SODIMM,DDR3,P=0.6MM,FOXCONN	J2900	CRITICAL	SODIMM:FOXCONN
516S0805	1	CONN,204P,SODIMM,SOCKET,DDR3,3RAM,BGA,MOLEX	J3100	CRITICAL	SODIMM:MOLEX
516-0245	1	CONN,204P,SODIMM,DDR3,P=0.6MM,MOLEX	J2900	CRITICAL	SODIMM:MOLEX
516S0805	1	CONN,204P,SODIMM,SOCKET,DDR3,3RAM,BGA,MOLEX	J3100	CRITICAL	SODIMM:HYBRID
516-0246	1	CONN,204P,SODIMM,DDR3,P=0.6MM,FOXCONN	J2900	CRITICAL	SODIMM:HYBRID

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0862	1	IC,FLASH,SERIAL,SPI,1MBIT,2V7,REV F	U3990	CRITICAL	ENET_BLANK
341S3096	1	IC,ENET,1:1MBIT,FLASH,CIV REV01,K9x	U3990	CRITICAL	ENET_PROG
335S0550	1	IC,EEPROM,SERIAL,SPI,4Kx8,1.8V,MLP8,LF	U3690	CRITICAL	T29ROM:BLANK
341S3430	1	IC,T29 EEPROM,LR,J30/J31	U3690	CRITICAL	T29ROM:PROG
337S3997	1	IC,MCU,32B,LPC1112A,16KB/2KB,HVQFN25	U9330	CRITICAL	T29MCU:BLANK
341S3365	1	IC,PROGRAMMABLE,T29,PORT MCU,K901A,K91A,K92A	U9330	CRITICAL	T29MCU:PROG
338S1098	1	IC,SMC12-A3,40MHZ/50MIPS,MCU,9x9,157BGA	U4900	CRITICAL	SMC_BLANK
341S3300	1	IC,SMC,EXTERNAL,FSB,A3,J30	U4900	CRITICAL	SMC_PROG
335S0807	1	IC,SPI,8M,50MHZ,FLASH,64MBT,8SO8,PUSE-1	U6100	CRITICAL	BOOTROM_BLANK
335S0812	1	64 MBIT SPI,8M,50MHZ,FLASH,8SO8,PUSE-1	U6100	CRITICAL	BOOTROM_BLANK
341S3558	1	IC,EPI,V00C7,J30/J31	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	IR,ENCODER II, CY70C1803-LQNC	U4800	CRITICAL	
341S3522	1	IC,PSOC,TP/KB,J30/J31	U5701	CRITICAL	TPAD_PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
13806603	13806602		ALL	Waiver alt to Shenzhen
15780058	15780084		ALL	Waiver alt to the negative
12880303	12880303		ALL	Waiver alt to Sheny
13880676	13880691		ALL	Waiver alt to Shenzhen
15280778	15280693		ALL	Cytech alt to Vishay
37680855	37681032		ALL	Waiver alt to Toshiba
37680977	37680859		ALL	Waiver alt to Toshiba
37680972	37681017		ALL	Waiver alt to Toshiba
37680977	37680845		ALL	Fairchild alt to Renesas
37680777	37680761		ALL	Alt alt to Siliconix
37680957	37680958		ALL	Fairchild alt to Fairchild
37680953	37680958		ALL	Fairchild alt to Renesas
37780107	37780126		ALL	Waiver alt to Shenzhen
37180709	37180652		ALL	Waiver alt to Infineon
514-0788	514-0671		ALL	Analog (Waiver) alt to Avov
607-9310	607-8722		ALL	Renesas alternate to Fairchild
607-9311	607-8723		ALL	Renesas alternate to Fairchild

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15281499	15280864		ALL	Waiver alt to Murata
15281493	15281300		ALL	Waiver alt to Murata
13880652	13880648		ALL	Shenzhen/Waiver alt to Taipei
13880684	13880660		ALL	Waiver alt to Tokyo
15281512	15281295		ALL	Cytech alt to SMC
15281019	15281271		ALL	Cytech alt to TSM
37681023	37680960		ALL	Siliconix alt to Renesas
35383312	35383055		ALL	Waiver alt to Renesas
35383238	35381428		ALL	Waiver alt to TI
35383519	35382179		ALL	Waiver alt to TI
15580578	15580367		ALL	Taipei alt to Murata
13880681	13880638		ALL	Taipei alt to Shenzhen
13880671	13880673		ALL	Taipei alt to Murata
37680903	37680796		ALL	Fairchild alt to Vishay
37780124	37780057		ALL	Analog alt to SMC
34181492	34181096		ALL	Waiver alt to Renesas (EMV ROM)
37681053	37680604		ALL	Waiver alt to Fairchild
37681076	37680634		ALL	Waiver alt to Renesas

Sub BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-3092	1	J30 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM
607-8895	1	CMN PTS,PCBA,MLB,J30	CMNPTS	CRITICAL	J30_CMNPTS
607-8721	1	POWER_FETS PAIR,FAIRCHILD,DDR,J30	CSET1	CRITICAL	FET_PAIR
607-8722	1	POWER_FETS PAIR,FAIRCHILD,5V_S3,J30	CSET2	CRITICAL	FET_PAIR
607-8723	1	POWER_FETS PAIR,FAIRCHILD,PBUS_CHARGER,J30	CSET3	CRITICAL	FET_PAIR

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE		DRAWING NUMBER	
BOM Configuration		051-9058	
Apple Inc.		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		5 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		5 OF 86	
IV ALL RIGHTS RESERVED			

Functional Test Points

Fan Connectors
TRUE PP5V_S0 6 7
TRUE FAN_RT_PWM 52
TRUE FAN_RT_TACH 52
(NEED TO ADD 1 GND TP)

MIC FUNC_TEST
TRUE BI_MIC_LO 61 62
TRUE BI_MIC_HI 61 62
TRUE BI_MIC_SHIELD 61 62
(NEED TO ADD 1 GND TP)

SPEAKER FUNC_TEST
TRUE SPKRAMP_L_N_OUT 60 61 85
TRUE SPKRAMP_L_P_OUT 60 61 85
TRUE SPKRAMP_R_N_OUT 60 61 85
TRUE SPKRAMP_R_P_OUT 60 61 85
TRUE SPKRAMP_SUB_N_OUT 60 61 85
TRUE SPKRAMP_SUB_P_OUT 60 61 85

LVDS FUNC_TEST
TRUE PP3V3_LCDVDD_SW_F (NEED 2 TP) 6 74
TRUE PP3V3_S0_LCD_F 6 74
TRUE PPVOUT_SW_LCDBKLT (NEED 2 TP) 74 77
TRUE LVDS_DDC_CLK 8 74
TRUE LVDS_DDC_DATA 8 74
TRUE LVDS_IG_A_DATA_N<0> 17 74 80
TRUE LVDS_IG_A_DATA_P<0> 17 74 80
TRUE LVDS_IG_A_DATA_N<1> 17 74 80
TRUE LVDS_IG_A_DATA_P<1> 17 74 80
TRUE LVDS_IG_A_DATA_N<2> 17 74 80
TRUE LVDS_IG_A_DATA_P<2> 17 74 80
TRUE LVDS_CONN_A_CLK_F_N 74 85
TRUE LVDS_CONN_A_CLK_F_P 74 85
TRUE LED_RETURN_1 74 77
TRUE LED_RETURN_2 74 77
TRUE LED_RETURN_3 74 77
TRUE LED_RETURN_4 74 77
TRUE LED_RETURN_5 74 77
TRUE LED_RETURN_6 74 77
(NEED TO ADD 5 GND TP)

SATA ODD CONN
TRUE PP5V_SW_ODD (NEED 2 TP) 6 41
TRUE SMC_ODD_DETECT 41 45
TRUE SATA_ODD_D2R_C_P 41 45
TRUE SATA_ODD_D2R_C_N 41 45
TRUE SATA_ODD_R2D_P 41 80
TRUE SATA_ODD_R2D_N 41 80
TRUE SMC_SSD_TEMP_CTL_R 41 80
TRUE HDD_OOB_TEMP
(NEED TO ADD 3 GND TP)

SATA HDD/IR/SIL
TRUE PP5V_S0_HDD_FLT (NEED 2 TP) 6 41
TRUE SATA_HDD_R2D_P 41 80
TRUE SATA_HDD_R2D_N 41 80
TRUE SATA_HDD_D2R_C_P 41 80
TRUE SATA_HDD_D2R_C_N 41 80
TRUE SYS_LED_ANODE_R 41 80
TRUE IR_RX_OUT 41 44
TRUE SMC_SSD_THROTTLE_R 41 80
TRUE PP5V_S3_IR_R 41 80
(NEED TO ADD 3 GND TP)

BATT POWER CONN
TRUE SMBUS_SMC_5_G3_SCL 6 45 48 84
TRUE SMBUS_SMC_5_G3_SDA 6 45 48 84
TRUE SYS_DETECT_L 63
TRUE PPVBAT_G3H_CONN (NEED 5 TP) 63 64
(NEED TO ADD 5 GND TP)

BIL CONN
TRUE PP3V42_G3H 6 7
TRUE SMBUS_SMC_5_G3_SCL 6 45 48 84
TRUE SMBUS_SMC_5_G3_SDA 6 45 48 84
TRUE SMC_BIL_BUTTON_L 45 46 63
TRUE SMC_LID_R 63
(NEED TO ADD 2 GND TP)

X19 CONN
TRUE PP3V3_WLAN (NEED 3 TP) 6 32 46
TRUE PCIE_AP_D2R_PI_P 32 81
TRUE PCIE_AP_D2R_PI_N 32 81
TRUE PCIE_AP_R2D_P 32 81
TRUE PCIE_AP_R2D_N 32 81
TRUE PCIE_CLK100M_AP_CONN_P 32 85
TRUE PCIE_CLK100M_AP_CONN_N 32 85
TRUE PP3V3_S3RS4_BT_F 32 85
TRUE PCIE_WAKE_L 17 24 32
TRUE USB_BT_CONN_P 32 80
TRUE USB_BT_CONN_N 32 80
TRUE AP_CLKREQ_Q_L 32 7
TRUE AP_RESET_CONN_L 32 7
TRUE AP_TEMP_SMB_SDA_R 32 7
TRUE AP_TEMP_SMB_SCL_R 32 7
TRUE WIFI_EVENT_L_R 32 7
(NEED TO ADD 5 GND TP)

IPD_FLEX_CONN
TRUE PP3V3_S4 6 7
TRUE PP18V5_Z2 6 54
TRUE Z2_CS_L 53 54
TRUE Z2_DEBUG3 53 54
TRUE Z2_MOS1 53 54
TRUE Z2_MISO 53 54
TRUE Z2_SCLK 53 54
TRUE Z2_BOOST_EN 64
TRUE Z2_HOST_INTN 53 54
TRUE Z2_CLKIN 53 54
TRUE Z2_KEY_ACT_L 53 54
TRUE Z2_RESET 53 54
TRUE PSOC_MISO 53 54
TRUE PSOC_MOSI 53 54
TRUE PSOC_SCLK 53 54
TRUE SMBUS_SMC_2_S3_SCL 6 45 48 84
TRUE SMBUS_SMC_2_S3_SDA 6 45 48 84
TRUE PSOC_F_CS_L 53 54
TRUE PICKB_L 53 54
TRUE PP5V_S5_CUMULUS 54
(NEED TO ADD 2 GND TP)

KEYBOARD CONN
TRUE PP3V3_S4 6 7
TRUE PP3V42_G3H 6 7
TRUE WS_KBD1 53
TRUE WS_KBD2 53
TRUE WS_KBD3 53
TRUE WS_KBD4 53
TRUE WS_KBD5 53
TRUE WS_KBD6 53
TRUE WS_KBD7 53
TRUE WS_KBD8 53
TRUE WS_KBD9 53
TRUE WS_KBD10 53
TRUE WS_KBD11 53
TRUE WS_KBD12 53
TRUE WS_KBD13 53
TRUE WS_KBD14 53
TRUE WS_KBD15_CAP 53
TRUE WS_KBD16_NUM 53
TRUE WS_KBD17 53
TRUE WS_KBD18 53
TRUE WS_KBD19 53
TRUE WS_KBD20 53
TRUE WS_KBD21 53
TRUE WS_KBD22 53
TRUE WS_KBD23 53
TRUE WS_KBD_ONOFF_L 53
TRUE WS_LEFT_SHIFT_KBD 53
TRUE WS_LEFT_OPTION_KBD 53
TRUE WS_CONTROL_KBD 53
(NEED TO ADD 2 GND TP)

KBD BACKLIGHT CONN
TRUE KBDLED_ANODE 54
TRUE SMC_KBDLED_PRESENT_L 54
(NEED TO ADD 1 GND TP)

CAMERA/ALS CONN
TRUE PP5V_S3_ALSCAMERA_F 32
TRUE SMBUS_SMC_2_S3_SCL 6 45 48 84
TRUE SMBUS_SMC_2_S3_SDA 6 45 48 84
TRUE USB_CAMERA_CONN_P 32 80
TRUE USB_CAMERA_CONN_N 32 80
(NEED TO ADD 2 GND TP)

DEBUG VOLTAGE
TRUE PPVCORE_S0_CPU 7
TRUE PPVCORE_S0_AXG 7
TRUE PP1V2_S3_ENET_INTREG 71
TRUE PP1V05_S0 7
TRUE PP1V5_S3RS0 7 85
TRUE PP1V8_S0 7
TRUE PP3V3_S0 7 85
TRUE PP5V_S0 6 7
TRUE PP3V3_S3 7
TRUE PP5V_S3 7
TRUE PPVCCSA_S0_CPU 7
TRUE PP3V3_S5 7 85
TRUE PP3V42_G3H 6 7
TRUE PPBUS_G3H 7
TRUE PP3V3_ENET 7
TRUE PP3V3_WLAN 6 32 46
TRUE PP5V_SW_ODD 6 41
TRUE PP5V_S0_HDD_FLT 6 41
TRUE PP18V5_Z2 6 54
TRUE PP3V3_S0_LCD_F 6 74
TRUE PP3V3_LCDVDD_SW_F 6 74
TRUE PP4V5_AUDIO_ANALOG 57 62
TRUE PP1V5_S3 7
TRUE SMC_PM_G2_EN 45 73
TRUE PM_SLP_S4_L 17 26 32 45 73
TRUE PM_SLP_S3_L 8 17 26 45 73
(NEED TO ADD 6 GND TP)

DC POWER CONN (NEED 3 TP)
TRUE PP18V5_DCIN_FUSE 63
TRUE ADAPTER_SENSE 63
(NEED TO ADD 4 GND TP)

LPC+SPI DEBUG CONN
TRUE LEC_AD<0> 16 45 47 81
TRUE LEC_AD<1> 16 45 47 81
TRUE LEC_AD<2> 16 45 47 81
TRUE LEC_AD<3> 16 45 47 81
TRUE LPC_CLK33M_LPCPLUS 24 47 81
TRUE LPC_FRAME_L 16 45 47 81
TRUE LPC_PWRDWN_L 17 45 47
TRUE LPC_SERIRO 16 45 47
TRUE LPCPLUS_GPIO 19 47
TRUE LPC_RESET_L 24 47
TRUE PM_CLKRUN_L 17 45 47
TRUE PP3V42_G3H 6 7
TRUE PP5V_S0 6 7
TRUE SMC_RX_L 45 46 47
TRUE SMC_TCK 45 46 47
TRUE SMC_TDI 45 46 47
TRUE SMC_TDO 45 46 47
TRUE SMC_TMS 45 46 47
TRUE SMC_TX_L 45 46 47
TRUE SPI_ALT_CLK 47
TRUE SPI_ALT_CS_L 47
TRUE SPI_ALT_MISO 47
TRUE SPI_ALT_MOSI 47
TRUE SPIROM_USE_MLB 19 47 56
(NEED TO ADD 2 GND TP)

NC NO_TESTS
NO_TEST TP_CRT_IG_BLUE == TRUE NC_CRT_IG_BLUE
TP_CRT_IG_GREEN == MAKE_BASE=TRUE NC_CRT_IG_GREEN
TP_CRT_IG_RED == MAKE_BASE=TRUE NC_CRT_IG_RED
TP_CRT_IG_DDC_CLK == TRUE NC_CRT_IG_DDC_CLK
TP_CRT_IG_DDC_DATA == MAKE_BASE=TRUE NC_CRT_IG_DDC_DATA
TP_CRT_IG_HSYNC == TRUE NC_CRT_IG_HSYNC
TP_CRT_IG_VSYNC == MAKE_BASE=TRUE NC_CRT_IG_VSYNC
TP_LVDS_IG_CTRL_CLK == TRUE NC_LVDS_IG_CTRL_CLK
TP_LVDS_IG_CTRL_DATA == MAKE_BASE=TRUE NC_LVDS_IG_CTRL_DATA
TP_PCH_LVDS_VBG == MAKE_BASE=TRUE NC_PCH_LVDS_VBG

TP_HDA_SDIN1 == TRUE NC_HDA_SDIN1
TP_HDA_SDIN2 == MAKE_BASE=TRUE NC_HDA_SDIN2
TP_HDA_SDIN3 == MAKE_BASE=TRUE NC_HDA_SDIN3
TP_PCI_PME_L == TRUE NC_PCI_PME_L
TP_PCI_CLK33M_OUT3 == MAKE_BASE=TRUE NC_PCI_CLK33M_OUT3
TP_CLINK_CLK == TRUE NC_CLINK_CLK
TP_CLINK_DATA == MAKE_BASE=TRUE NC_CLINK_DATA
TP_CLINK_RESET_L == TRUE NC_CLINK_RESET_L
TP_PCIE_CLK100M_PEBN == TRUE NC_PCIE_CLK100M_PEBN
TP_PCIE_CLK100M_PEBP == MAKE_BASE=TRUE NC_PCIE_CLK100M_PEBP
TP_FW643_SDA == TRUE NC_FW643_SDA
TP_FW643_SM == MAKE_BASE=TRUE NC_FW643_SM
TP_FW643_TCK == MAKE_BASE=TRUE NC_FW643_TCK
TP_FW643_TMS == MAKE_BASE=TRUE NC_FW643_TMS
TP_FW643_FW620_L == MAKE_BASE=TRUE NC_FW643_FW620_L
TP_FW643_VBIU == MAKE_BASE=TRUE NC_FW643_VBIU
TP_FW643_OCR10_CTL == TRUE NC_FW643_OCR10_CTL
TP_FW643_AVREG == TRUE NC_FW643_AVREG
TP_FW643_TDI == MAKE_BASE=TRUE NC_FW643_TDI

TP_XDP_PCH_OBSFN_A<0..1> == TRUE NC_TP_XDP_PCH_OBSFN_A<0..1>
TP_XDP_PCH_OBSFN_B<0..1> == MAKE_BASE=TRUE NC_TP_XDP_PCH_OBSFN_B<0..1>
TP_XDP_PCH_HOOK2 == MAKE_BASE=TRUE NC_TP_XDP_PCH_HOOK2
TP_XDP_PCH_HOOK3 == MAKE_BASE=TRUE NC_TP_XDP_PCH_HOOK3
TP_XDP_PCH_OBSFN_D<0..1> == TRUE NC_TP_XDP_PCH_OBSFN_D<0..1>
TP_XDP_PCH_HOOK4 == MAKE_BASE=TRUE NC_TP_XDP_PCH_HOOK4
TP_XDP_PCH_HOOK5 == MAKE_BASE=TRUE NC_TP_XDP_PCH_HOOK5

TP_PCH_GPIO64_CLKOUTFLEX0 == TRUE NC_PCH_GPIO64_CLKOUTFLEX0
TP_PCH_GPIO65_CLKOUTFLEX1 == MAKE_BASE=TRUE NC_PCH_GPIO65_CLKOUTFLEX1
TP_PCH_GPIO66_CLKOUTFLEX2 == TRUE NC_PCH_GPIO66_CLKOUTFLEX2
TP_PCH_GPIO67_CLKOUTFLEX3 == MAKE_BASE=TRUE NC_PCH_GPIO67_CLKOUTFLEX3

NC NO_TESTS
TRUE NC_FW2_TBPB 40
TRUE NC_FW2_TBPB 40
TRUE NC_FW2_TBPB 40
TRUE NC_FW2_TPAP 40
TRUE NC_FW2_TSPAN 40
TRUE NC_FW0_TBPB 40
TRUE NC_FW0_TBPB 40
TRUE NC_FW0_TPAP 40
XDP_PCH_AP_PWR_EN == TRUE
XDP_PCH_USB_HUB_SOFT_RST_L == TRUE
XDP_PCH_SDCONN_STATE_RST_L == TRUE
XDP_PCH_ENET_PWR_EN == TRUE
XDP_PCH_SDCONN_DET_L == TRUE
XDP_PCH_S5_PWRGD == TRUE
XDP_PCH_PWRBTN_L == TRUE
XDP_PCH_ISOLATE_CPU_MEM_L == TRUE
XDP_FW_CLKREQ_L == TRUE
XDP_AP_CLKREQ_L == TRUE
XDP_PCH_AUD_IPHS_SWITCH_EN == TRUE

TP_SDVO_TVCLKINN == TRUE NC_SDVO_TVCLKINN
TP_SDVO_TVCLKINP == MAKE_BASE=TRUE NC_SDVO_TVCLKINP
TP_SDVO_STALLN == MAKE_BASE=TRUE NC_SDVO_STALLN
TP_SDVO_STALLP == TRUE NC_SDVO_STALLP
TP_SDVO_INTN == TRUE NC_SDVO_INTN
TP_SDVO_INTP == MAKE_BASE=TRUE NC_SDVO_INTP

NC_EDP_TXP<0..3> == TRUE TP_EDP_TX_P<0..3>
MAKE_BASE=TRUE == TP_EDP_TX_N<0..3>
NC_EDP_AUXP == TRUE TP_EDP_AUX_P
MAKE_BASE=TRUE == TP_EDP_AUX_N
NC_CPU_THERMDA == TRUE TP_CPU_THERMDA
MAKE_BASE=TRUE == TP_CPU_THERMDC
NC_CPU_RSVD<30..45> == TRUE TP_CPU_RSVD<30..45>
MAKE_BASE=TRUE == TP_CPU_RSVD<8..27>
MAKE_BASE=TRUE == TP_CPU_RSVD<8..27>

NC_PEG_R2D_CP<0..7> == TRUE ==PEG_R2D_C_P<0..7>
MAKE_BASE=TRUE ==PEG_R2D_CN<0..7>
NC_PEG_R2D_CN<0..7> == TRUE ==PEG_R2D_CN<0..7>
MAKE_BASE=TRUE ==PEG_D2R_P<0..7>
NC_PEG_D2RN<0..7> == TRUE ==PEG_D2R_N<0..7>
MAKE_BASE=TRUE ==PEG_R2D_CP<8..11>
NC_PEG_R2D_CP<8..11> == TRUE ==PEG_R2D_CN<8..11>
MAKE_BASE=TRUE ==PEG_D2R_P<8..11>
NC_PEG_D2RN<8..11> == TRUE ==PEG_D2R_N<8..11>
MAKE_BASE=TRUE


TP_PCIE_CLK100M_PEA4 == TRUE NC_PCIE_CLK100M_PEA4
TP_PCIE_CLK100M_PEP4 == MAKE_BASE=TRUE NC_PCIE_CLK100M_PEP4
TP_PCIE_CLK100M_PES4 == MAKE_BASE=TRUE NC_PCIE_CLK100M_PES4
TP_PCIE_CLK100M_PESN == MAKE_BASE=TRUE NC_PCIE_CLK100M_PESN
TP_PCIE_CLK100M_PEPN == MAKE_BASE=TRUE NC_PCIE_CLK100M_PEPN
TP_PCIE_CLK100M_PEP6 == TRUE NC_PCIE_CLK100M_PEP6
TP_PCIE_CLK100M_PEP7 == MAKE_BASE=TRUE NC_PCIE_CLK100M_PEP7
TP_PCIE_CLK100M_PEP7N == MAKE_BASE=TRUE NC_PCIE_CLK100M_PEP7N
TP_PCIE_CLK100M_PEP7P == TRUE NC_PCIE_CLK100M_PEP7P
TP_PSOC_P1_3 == MAKE_BASE=TRUE NC_PSOC_P1_3
TP_SATA_C_D2RN == MAKE_BASE=TRUE NC_SATA_C_D2RN
TP_SATA_C_D2RP == MAKE_BASE=TRUE NC_SATA_C_D2RP
TP_SATA_C_R2D_CN == MAKE_BASE=TRUE NC_SATA_C_R2D_CN
TP_SATA_C_R2D_CP == MAKE_BASE=TRUE NC_SATA_C_R2D_CP
TP_SATA_D_D2RN == MAKE_BASE=TRUE NC_SATA_D_D2RN
TP_SATA_D_D2RP == MAKE_BASE=TRUE NC_SATA_D_D2RP
TP_SATA_D_R2D_CN == MAKE_BASE=TRUE NC_SATA_D_R2D_CN
TP_SATA_D_R2D_CP == MAKE_BASE=TRUE NC_SATA_D_R2D_CP
TP_SATA_E_D2RN == TRUE NC_SATA_E_D2RN
TP_SATA_E_D2RP == MAKE_BASE=TRUE NC_SATA_E_D2RP
TP_SATA_E_R2D_CN == MAKE_BASE=TRUE NC_SATA_E_R2D_CN
TP_SATA_E_R2D_CP == MAKE_BASE=TRUE NC_SATA_E_R2D_CP
TP_SATA_F_D2RN == TRUE NC_SATA_F_D2RN
TP_SATA_F_D2RP == MAKE_BASE=TRUE NC_SATA_F_D2RP
TP_SATA_F_R2D_CN == MAKE_BASE=TRUE NC_SATA_F_R2D_CN
TP_SATA_F_R2D_CP == TRUE NC_SATA_F_R2D_CP

TP_TBT_MONDC0 == TRUE NC_TBT_MONDC0
TP_TBT_MONDC1 == MAKE_BASE=TRUE NC_TBT_MONDC1
TP_TBT_MONOBSP == TRUE NC_TBT_MONOBSP
TP_TBT_MONOBSN == MAKE_BASE=TRUE NC_TBT_MONOBSN
TP_DP_T29SRC_ML_CP<0..3> == MAKE_BASE=TRUE NC_DP_T29SRC_ML_CP<0..3>
TP_DP_T29SRC_ML_CN<0..3> == MAKE_BASE=TRUE NC_DP_T29SRC_ML_CN<0..3>
TP_DP_T29SRC_AUXCH_CP == MAKE_BASE=TRUE NC_DP_T29SRC_AUXCH_CP
TP_DP_T29SRC_AUXCH_CN == MAKE_BASE=TRUE NC_DP_T29SRC_AUXCH_CN
TP_T29_PCIE_RESET0_L == TRUE TP_T29_PCIE_RESET0_L 6 33
TP_T29_PCIE_RESET1_L == MAKE_BASE=TRUE TP_T29_PCIE_RESET1_L 6 33
TP_T29_PCIE_RESET2_L == TRUE TP_T29_PCIE_RESET2_L 6 33
TP_T29_PCIE_RESET3_L == MAKE_BASE=TRUE TP_T29_PCIE_RESET3_L 6 33

PCH_VSS_NCTF<1> == TRUE
PCH_VSS_NCTF<2> == TRUE
PCH_VSS_NCTF<5> == TRUE
PCH_VSS_NCTF<9> == TRUE
PCH_VSS_NCTF<11> == TRUE
PCH_VSS_NCTF<12> == TRUE
PCH_VSS_NCTF<15> == TRUE
PCH_VSS_NCTF<17> == TRUE
PCH_VSS_NCTF<19> == TRUE
PCH_VSS_NCTF<19> == TRUE
PCH_VSS_NCTF<21> == TRUE
PCH_VSS_NCTF<25> == TRUE
PCH_VSS_NCTF<27> == TRUE
PCH_VSS_NCTF<29> == TRUE

TP_LVDS_IG_B_CLKN == TRUE NC_LVDS_IG_B_CLKN
TP_LVDS_IG_B_CLKP == MAKE_BASE=TRUE NC_LVDS_IG_B_CLKP
TP_LVDS_IG_BKL_PWM == MAKE_BASE=TRUE NC_LVDS_IG_BKL_PWM
SMC_BS_ALERT_L == TRUE NC_SMC_BS_ALERT_L

SYNC MASTER=K901 ML8	
PAGE 11/16	
FUNC TEST	
Apple Inc.	DRAWING NUMBER 051-9058
REVISION 6.0.0	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 7 OF 109	SHEET 6 OF 86



SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

Apple Inc.

Power Aliases

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

BRANCH:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


PAGE: 8 OF 109

SHEET: 7 OF 86






CPU signals

26	MEMVTT_EN	==	DDRVTT_EN	26	47
81	DP_EXTA_ML_C_P<3..0>	==	TP_DP_IG_B_ML_C<3..0>	17	17
81	DP_EXTA_ML_C_N<3..0>	==	TP_DP_IG_B_ML_N<3..0>	17	17
81	DP_EXTA_AUXCH_C_P	==	DPA_IG_AUX_CH_P	17	17
81	DP_EXTA_AUXCH_C_N	==	DPA_IG_AUX_CH_N	17	17
19	FW_PLUG_DET_L	==	FW_FME_L	19	39
39	FW643_WAKE_L	==	FW_FME_L	39	39
16	PCIE_EXCARD_D2R_N	==	NC_PCIE_EXCARD_D2RN	16	16
16	PCIE_EXCARD_D2R_P	==	NC_PCIE_EXCARD_D2RP	16	16
16	PCIE_EXCARD_R2D_C_N	==	NC_PCIE_EXCARD_R2D_CN	16	16
16	PCIE_EXCARD_R2D_C_P	==	NC_PCIE_EXCARD_R2D_CP	16	16
81	PCIE_CLK100M_EXCARD_N	==	NC_PCIE_CLK100M_EXCARDN	81	16
81	PCIE_CLK100M_EXCARD_P	==	NC_PCIE_CLK100M_EXCARDP	81	16
16	PCIE_PCH_D2R_N<5..8>	==	NC_PCIE_PCH_D2RN<5..8>	16	16
16	PCIE_PCH_D2R_P<5..8>	==	NC_PCIE_PCH_D2RP<5..8>	16	16
16	PCIE_PCH_R2D_C_N<5..8>	==	NC_PCIE_PCH_R2D_CN<5..8>	16	16
16	PCIE_PCH_R2D_C_P<5..8>	==	NC_PCIE_PCH_R2D_CP<5..8>	16	16
81	PEG_CLK100M_P	==	NC_PEG_CLK100MP	81	16
81	PEG_CLK100M_N	==	NC_PEG_CLK100MN	81	16
16	TP_PCH_CLKOUT_DPN	==	TRUE	16	16
16	TP_PCH_CLKOUT_DPP	==	TRUE	16	16



USB Signals

NC_USB3_EXTD_TXN	==	USB3_EXTD_TX_N	18	32	25
NC_USB3_EXTD_TXP	==	USB3_EXTD_TX_P	18	32	25
NC_USB3_EXTD_RXN	==	USB3_EXTD_RX_N	18	32	25
NC_USB3_EXTD_RXP	==	USB3_EXTD_RX_P	18	32	25
NC_USB3_EXTD_TXN	==	USB3_EXTD_TX_N	18	32	25
NC_USB3_EXTD_TXP	==	USB3_EXTD_TX_P	18	32	25
NC_USB3_EXTD_RXN	==	USB3_EXTD_RX_N	18	32	25
NC_USB3_EXTD_RXP	==	USB3_EXTD_RX_P	18	32	25
NC_USB3_EXTD_XHCIN	==	USB3_EXTD_XHCI_N	18	32	25
NC_USB3_EXTD_XHCIP	==	USB3_EXTD_XHCI_P	18	32	25
TP_CPU_THERMDP	==	CPU_THERMD_P	9	85	9
TP_CPU_THERMDN	==	CPU_THERMD_N	9	85	9
TP_CPU_VTT_SELECT	==	CPU_VTTSELECT	9	85	9



Digital Ground

TP_DP_IG_C_ML_C<3..0>	==	DP_T29SNK0_ML_C_P<3..0>	33	83
TP_DP_IG_C_ML_N<3..0>	==	DP_T29SNK0_ML_C_N<3..0>	33	83
DPB_IG_AUX_CH_P	==	DP_T29SNK0_AUXCH_C_P	33	83
DPB_IG_AUX_CH_N	==	DP_T29SNK0_AUXCH_C_N	33	83
TP_DP_IG_D_HPD	==	DP_T29SNK1_HPD	33	83
TP_DP_IG_D_ML_C<3..0>	==	DP_T29SNK1_ML_C_P<3..0>	33	83
TP_DP_IG_D_ML_N<3..0>	==	DP_T29SNK1_ML_C_N<3..0>	33	83
TP_DP_IG_D_AUXP	==	DP_T29SNK1_AUXCH_C_P	33	83
TP_DP_IG_D_AUXN	==	DP_T29SNK1_AUXCH_C_N	33	83
NC_BCM57765_CE_L_MS_INS_L	==	BCM57765_CE_L_MS_INS_L	17	80
TP_LVDS_IG_B_CLKP	==	LVDS_IG_B_CLK_P	17	80
TP_LVDS_IG_B_CLKN	==	LVDS_IG_B_CLK_N	17	80
NC_LVDS_IG_B_DATAP<0..3>	==	LVDS_IG_B_DATA_P<0..3>	17	80
NC_LVDS_IG_B_DATAN<0..3>	==	LVDS_IG_B_DATA_N<0..3>	17	80
NC_LVDS_IG_A_DATAP<3>	==	LVDS_IG_A_DATA_P<3>	17	80
NC_LVDS_IG_A_DATAN<3>	==	LVDS_IG_A_DATA_N<3>	17	80
LVDS_DDC_CLK	==	LVDS_IG_DDC_CLK	17	80
LVDS_DDC_DATA	==	LVDS_IG_DDC_DATA	17	80
LCD_BKLT_PWM	==	LVDS_IG_BKLT_PWM	17	80
LCD_IG_PWR_EN	==	LVDS_IG_PANEL_PWR	17	80
LCD_BKLT_EN	==	LVDS_IG_BKLT_ON	17	80
USB_BT_N	==	USBHUB_DN1_N	25	80
USB_BT_P	==	USBHUB_DN1_P	25	80
USB_TPAD_N	==	USBHUB_DN3_N	25	80
USB_TPAD_P	==	USBHUB_DN3_P	25	80
USB_IR_N	==	USBHUB_DN2_N	25	80
USB_IR_P	==	USBHUB_DN2_P	25	80
USB_SMC_N	==	NC_USB_SMCN	25	80
USB_SMC_P	==	NC_USB_SMCP	25	80
NC_USB_EXTD_EHCIN	==	USB_EXTD_EHCI_N	18	80
NC_USB_EXTD_EHCIP	==	USB_EXTD_EHCI_P	18	80
NC_USB_EXTCN	==	USB_EXTC_N	18	80
NC_USB_EXTCP	==	USB_EXTC_P	18	80
NC_USB3_EXTC_TXN	==	USB3_EXTC_TX_N	18	80
NC_USB3_EXTC_TXP	==	USB3_EXTC_TX_P	18	80
NC_USB3_EXTC_RXN	==	USB3_EXTC_RX_N	18	80
NC_USB3_EXTC_RXP	==	USB3_EXTC_RX_P	18	80
NC_USB3_EXTD_XHCIN	==	USB3_EXTD_XHCI_N	18	80
NC_USB3_EXTD_XHCIP	==	USB3_EXTD_XHCI_P	18	80

Signal Aliases

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I V ALL RIGHTS RESERVED

DRAWING NUMBER	051-9058	SIZE	D
REVISION	6.0.0	BRANCH	
PAGE	9 OF 109	SHEET	8 OF 86

SYNC MASTER=K901_MLS SYNC DATE=02/15/2011

NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.

D

C

B

A

D

C


B

A

OMIT_TABLE CRITICAL

OMIT_TABLE CRITICAL

MIN_LINE_WIDTH=0.3 MM
MIN_SPACE_WIDTH=0.2 MM
VOLTAGE=0.75V




Intel Doc 467283 ChiefRiver Platform design guid rev0.71 section 2.2.12 recommendation.

NOTE: eDP_COMPIO and eDP_ICOMPO can not be left floating even if internal Graphics is disabled since they are shared with other interfaces.

NOTE: The EDP_HPD processor input is a low voltage active low signal. Therefore an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for the processor. (refer to latest Processor for DC specifications).

If HPD is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-kOhm pull-up resistor on the motherboard. This signal can be left as no-connect if entire eDP interface is disabled.



FOR IVYBRIDGE PROCESSOR

CFG [7] : PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] : PCIE BIFURCATION	11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] : eDP ENABLE/DISABLE	1 = DISABLED 0 = ENABLED
CFG [3] : PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] : PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED

SYNC MASTER=MASTER SYNC DATE=02/15/2011

CPU DMI/PEG/FDI/RSVD


Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 10 OF 109 SHEET: 9 OF 86




SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU CLOCK/MISC/JTAG			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		11 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		10 OF 86	
IV ALL RIGHTS RESERVED			



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU DDR3 INTERFACES			
 Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		12 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		11 OF 86	
IV ALL RIGHTS RESERVED			




SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
CPU POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		13 OF 109	
		SHEET	
		12 OF 86	



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU GROUNDS			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	14 OF 109
		SHEET	13 OF 86

CPU VCORE DECOUPLING

Intel recommendation (Section 6.2): 35x 2.2uF, 25x 22uF, 4x 470uF




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0691	16	CAP, CER, X5R, 22UF, 20V, 6.3V, 0603, SAMSUNG	C1655, C1660, C1661, C1664, C1666, C1667, C1670, C1677, C1678, C1679, C1672, C1673, C1674, C1675, C1676, C1677, C1678, C1679	CRITICAL	

CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF


PLACEMENT_NOTE (C1684-C167F):
Place on bottom side of U1000



CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

PLACEMENT_NOTE (C1646-C1671):
Place near U1000 on top side



SYNC MASTER=JACK J30		SYNC DATE=09/27/2011	
CPU DECOUPLING-I			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY INFORMATION: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	16 OF 109
		SHEET	14 OF 86


VAXG DECOUPLING

Intel recommendation (section 6.3): 21x 1uF, 6x 10uF, 6x 22uF, 2x 470uF


12 9 7 =PPVCORE_S0_CPU_VCCAXG

PLACEMENT_NOTE (C1700-C1710):


Place on bottom side of U1000



PLACEMENT_NOTE (C1711-C1716):




PLACEMENT_NOTE (C1717-C1722):



PLACEMENT_NOTE (C1723-C1724):

Place near inductors on bottom side.




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0691	6	CAP, CER, XSR, 22UF, 20V, 6.3V, 0603, SAMSUNG	C1717, C1718, C1719, C1720, C1721, C1722	CRITICAL	

CPU VDDQ/VCCDQ DECOUPLING



Intel recommendation (Section 6.5): 10x 1uF, 8x 10uF, 1x 330uF

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000



Place close to U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






CPU VCCSA DECOUPLING

Intel recommendation (Section 6.6): 6x 1uF, 5x 10uF, 1x 330uF


PLACEMENT_NOTE (C1758-C1762):

12 7 =PPVCCSA_S0_CPU

Place on bottom side of U1000



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU DECOUPLING-II			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
17 OF 109		15 OF 86	



OMIT_TABLE

OMIT_TABLE

RTC

LPC

IHDA

SATA

JTAG

SPI

SMBUS

PCI-E*

C-LINK


CLOCKS

FLEX CLOCKS


Unused clock terminations for FCIM Mode

PAGE TITLE		SYNC DATE=06/13/2011	
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	18 OF 109
		SHEET	16 OF 86
		SIZE	D

Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
 Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
 If HDA = S0, must also ensure that signal cannot be high in S3.



PAGE TITLE		DRAWING NUMBER		SIZE	
PCH DMI/FDI/PM/Graphics		051-9058		D	
Apple Inc.		REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		19 OF 109	
II NOT TO REPRODUCE OR COPY IT		PAGE		17 OF 86	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET		17 OF 86	
IV ALL RIGHTS RESERVED		SHEET		17 OF 86	



SYNC MASTER=J31 MLB SYNC DATE=06/13/2011

PCH PCI/USB/TP/RSVD

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 20 OF 109 SHEET: 18 OF 86

8

7

6

5

4

3

2

1

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
 Systems with chip-down memory should add pull-downs on another page and set straps per software.

D

D

C



C

B


B

A


A





SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PAGE TITLE			
PCH GPIO/MISC/NCTF			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	21 OF 109
		SHEET	19 OF 86




SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PAGE TITLE			
PCH POWER			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	22 OF 109
		SHEET	20 OF 86



SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PCH GROUNDS			
 Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 109
		SHEET	21 OF 86



PCH DECOUPLING		DRAWING NUMBER	051-9058	SIZE	D
Apple Inc.		REVISION	6.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	24 OF 109		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	22 OF 86		
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: XDP_DBRESET_L pulled-up to 3.3V on PCH Support Page

1K series R on PCH Support Page

PCH/XDP Signal Isolation Notes:
 - Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
 Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
 - For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.

R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2500 and path to non-XDP signal destination.

PAGE TITLE		SYNC DATE=06/13/2011	
CPU & PCH XDP		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	25 OF 109
		SHEET	23 OF 86
		BRANCH	

Ethernet WAKE# Isolation

Platform Reset Connections

System RTC Power Source & 32kHz / 25MHz Clock Generator


System RTC Power Source & 32kHz / 25MHz Clock Generator

=PPVBAT G3_SYSCLK
Coin-Cell: VBAT (300-ohm & 10uF RC)
No Coin-Cell: 3.42V G3Hot (no RC)


=PP3V3 S5_SYSCLK
Coin-Cell & G3Hot: 3.42V G3Hot
Coin-Cell & No G3Hot: 3.3V S5
No Coin-Cell: 3.3V S5

GreenClk 25MHz Power =PP3V3_ENET_SYSCLK
Ethernet XTAL Power =PPVDDIO_ENET_CLK
SB XTAL Power =PPVDDIO_S0_SBCLK
T29 XTAL Power =PPVDDIO_T29_CLK


No bypass necessary




PCH Reset Button




GPIO Glitch Prevention




ENET_MEDIA_SENSE ISOLATION CIRCUIT





SDCONN_STATE_CHANGE ISOLATION



PCH ME Disable Strap



PCH S0 PWRGD



SYNCH MASTER=K901 MLS		SYNCH DATE=02/15/2011	
Chipset Support			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	24 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
 0 : 0
 1 : 1
 1 : 1


STRAP PIN CFG
 ALL PORTS ARE REMOVABLE
 PORT 1 IS NON REMOVABLE
 PORT 1&2 ARE NON REMOVABLE
 PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H


BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
33880923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
33880983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B


J5 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B



J5 USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION
 J3X USE 197S0284 FOR Y2700 TO SAVE COST



USB XHCI/EHCI2 PORT MUX FOR EXT B



SYNC MASTER=LINDA J30		SYNC DATE=09/19/2011	
USB HUB & MUX			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	27 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	25 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


$$P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L$$

$$MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L$$

$$MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L$$




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1
to	2	0	0	1	1	1	0	1
3	0	0	0	1	X	1	0	0
S3	4	0	0	1	1	X	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	1	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU Memory S3 Support			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
28 OF 109		26 OF 86	


Page Notes

Power aliases required by this page:
 - P1V5_S3_MEM_A
 - P1V5_S3_MEM_A
 - P1V5_S3_MEM_VTT_A
 - P1V5_S3_MEM_A (2.5 - 3.3V)


Signal aliases required by this page:
 - I2C_S0D1MMA_SCL
 - I2C_S0D1MMA_SDA

SDM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
DDR3 SO-DIMM Connector A		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	29 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	27 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




NOTE: Ivybridge does not use DM signals per doc 460452 CR SFF DG Section 2.6.14

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
DDR3 Byte/Bit Swaps			
Apple Inc.		DRAWING NUMBER	SIZE
Apple logo		051-9058	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		6.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		30 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		28 OF 86	

Page Notes

Power aliases required by this page:
 ->PP1V5_S3_MEM_B
 ->PP1V5_S3_MEM_B
 ->PP0V75_S3_MEM_VTT_B
 ->PP0V75_S3_MEM_VTT_B
 ->PP0V75_S3_MEM_B (2.5 - 3.3V)
 Signal aliases required by this page:
 ->I2C_S0D1MMB_SCL
 ->I2C_S0D1MMB_SDA
 DIM options provided by this page:
 (NONE)



DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



"Expansion" (bottom) slot

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		PAGE	
6.0.0		31 OF 109	
BRANCH		SHEET	
		29 OF 86	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

SD Card Connector




SD Not Inserted, CARD_DETECT is OPEN.
CAESAR-IV Card Detect is programmable,
but a Silicon bug makes the active
high case unusable.

Place near attr for series resistors:
PLACE_NEAR=U3900.21:5MM
PLACE_NEAR=U3900.26:5MM
PLACE_NEAR=U3900.25:5MM
PLACE_NEAR=U3900.24:5MM
PLACE_NEAR=U3900.23:5MM
PLACE_NEAR=U3900.22:5MM
PLACE_NEAR=U3900.52:5MM
PLACE_NEAR=U3900.53:5MM
PLACE_NEAR=U3900.54:5MM
PLACE_NEAR=U3900.55:5MM


SD Detect & Reset Logic

SDCONN_DETECT Debounce, Inversion, Detect-Changed PCH GPIO Latch Circuit
Converts SDCONN from active-low level signal to active-high pulses.




SD Card 3.3V Overcurrent Protection

TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



SYNC MASTER=YONAS J30		SYNC DATE=11/03/2011	
PAGE TITLE			
SD Card Connector		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	33 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	30 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMGRN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DDRVREF_DAC - Stuffs Apple margining circuit.
 VREFDQ:LDO - LDO outputs sent to DQ inputs.
 VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
 VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.

RST* on 'platform reset' so that system watchdog will disable margining.
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1%,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (= sourced)			+6.0mA - -6.0mA (= sourced)	+6.0mA - -5.0mA (= sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=J31_MLB SYNC DATE=06/13/2011

DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D


REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

PAGE: 34 OF 109
 SHEET: 31 OF 86




SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
X19/ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	35 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		SYNC DATE=02/15/2011	
T29 Host (1 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-9058	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		6.0.0	
II NOT TO REPRODUCE OR COPY IT		BRANCH	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		36 OF 109	
		SHEET	
		33 OF 86	

NOTE: All unused LSEO/EO pairs should be aliased together. Other signals okay to float (TP/NC).



8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

8 7 6 5 4 3 2 1


Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
T29 Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	37 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	34 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

- Power aliases required by this page:
- =PPVIN_SW_T29BST (8-13V Boost Input)
 - =PP18V_T29_REG (18V Boost Output)
 - =PP3V3_T29_P3V3T29FET (3.3V FET Input)
 - =PP3V3_T29_FET (3.3V FET Output)
 - =PP3V3_S0_T29PWRCTL
 - =PP1V05_T29_P1V05T29FET (1.05V FET Input)
 - =PP1V05_T29_FET (1.05V FET Output)
- Signal aliases required by this page:
- =T29_CLKREQ_L
 - =T29_RESET_L
- BOM options provided by this page:
- T29BST:Y - Stuffs 18V boost circuitry.


T29 15V Boost Regulator




Supervisor & CLKREQ# Isolation



3.3V T29 Switch




1.05V T29 Switch



PAGE TITLE		SYNC DATE=02/15/2011	
T29 Power Support			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		38 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		35 OF 86	
IV ALL RIGHTS RESERVED			

BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
 If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
 If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
 Special Star routing needed on these pins. Decoupling on Pg 37.



PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)

NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.
 NOTE: ENETM requires SI pull-down instead of SO.

LR_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O. Connect only to U3900 pin 20.

No MS (Memory Stick) Insert feature needed. Control signal to light LED or control SD bus power.
 SR_DISABLE must be pulled down to use internal SR. IPD has a race condition.


SYNC MASTER=J31 MLB		SYNC DATE=06/15/2011	
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9058	D
		REVISION	6.0.0
		PAGE	39 OF 109
		SHEET	36 OF 86

Page Notes

Power aliases required by this page:
(NONE)


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
157S0084	2	XFMR, ISO, HALF-PORT, 1000T, 12P, SMD, HF	T4000, T4001	CRITICAL	

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE Ethernet Connector			
DRAWING NUMBER 051-9058		SIZE D	
REVISION 6.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 40 OF 109		SHEET 37 OF 86	



PLACEMENT_NOTE=Place C4170 close to U1400
 PLACEMENT_NOTE=Place C4171 close to U1400
 PLACEMENT_NOTE=Place C4175 close to U4100
 PLACEMENT_NOTE=Place C4176 close to U4100

NOTE: FW_PME_L and FW_CLKREQ_L are isolated for systems that use 1394B physical plug detect.
 WITH PLUG DETECT:
 - Gate CLKREQ# based on PHY power
 - TP (or NC) PME#
 WITHOUT PLUG DETECT:
 - Alias both signals to drop = prefix

SYNC MASTER=K901 MLS		SYNC DATE=02/15/2011	
PAGE TITLE			
FireWire LLC/PHY (FW643E)		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	41 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	38 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (FW VP FET Input)
 - =PPBUS_FW_FET (FW VP FET Output)
 - =PP3V3_FW_P3V3FWFET (3.3V FET Input)
 - =PP3V3_FW_FET (3.3V FET Output)
 - =PP3V3_FW_FPHY (PHY 3.3V Power)
 - =PP3V3_S0_FWLATEVG
 - =PP3V3_S0_FWPWRCTL
 - =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_FW_P1V0FWFET (1.0V FET Input)
 - =PP1V0_FW_FET_R (1.0V FET Output)
 - =PP1V0_FW_FPHY (PHY 1.0V)


Signal aliases required by this page:
 - =FW_CLKREQ_L
 - =FW_PME_L

BOM options provided by this page:
 (NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.
 Host can detect as load on TPBIAS signal.
 Current source only active when FW_PWR_EN is low.




FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.



- Dual-purpose output:
- 1) 5K Pull-down Detect when FW_PWR_EN is low.
 - 2) FW643 WAKE# (PME#) when PHY is powered.
- Pull-up provided on another page.

3.3V FW Switch




U4201 & U4202

Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A

1.0V FW Switch



LSI FireWire PHY requires 1.0V.
 To avoid an extra power supply,
 1.05V is used with a series R
 to reduce voltage.

SYNC MASTER=K901 MLB SYNC DATE=06/23/2011

Page Title: FireWire Port & PHY Power

Apple Inc.

DRAWING NUMBER: 051-9058
 REVISION: 6.0.0
 SIZE: D

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH: 42 OF 109
 SHEET: 39 OF 86

TEXT NOTE FOR 3.3V RAIL CURRENT CHANGED TO EDP NUMBER.

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PPVP_FW_PHY_CPS_FET (From Port)
 - =PPVP_FW_PHY_CPS (To PHY)
 - =PP3V3_FW_FWPHY
 - =PP3V3_S0_FWLATEVG

Signal aliases required by this page:
 - =FW_PHY_DS0
 - =FW_PHY_DS1
 - =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.
 FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions
 (All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
 - Port "1" Bilingual (1394B)



Termination


Place close to FireWire PHY



Cable Power

CRITICAL
 L4310
 FERR-250-OHM

Note: Trace PPVP_FW_PORT1 must handle up to 5A




CANNOT SYNC THIS PAGE FROM T27, TPA AND TPB FOR U4350 IS SWAPPED


SYNC MASTER=K901 ML5		SYNC DATE=02/15/2011	
PAGE TITLE			
FireWire Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	43 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	40 OF 86
IV ALL RIGHTS RESERVED			

ODD Power Control

Note: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.




SATA ODD Connector




SATA OOB Comparator

Notes:
OOB2R was OOB_TEMP, from SSD, to SMC
OOBR2D was TEMP_CTL, from SMC, to SSD




SATA HDD Connector (Gen3)



SATA Redriver

Internally PD -150K
Write:0xB6 Read:0xB7

ADDR1	ADD0	Address (R/W)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9



D2R Passive DeEmphasis

VALUE: 4.5 DB

R2D Passive DeEmphasis

VALUE: 3.0 DB

SYNC MASTER=YONAS J30 SYNC DATE=11/08/2011

SATA/IR/SIL Connectors

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D


REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH: 45 OF 109


SHEET: 41 OF 86

USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

USB Port A (Front Port)




Mojo SMC Debug Mux



www.qdzbwx.com

SYNC MASTER=J31_MLB		SYNC DATE=07/08/2011	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


USB Port B (Back Port)




NOTE: Swapped pin4 and 5, pin6 and 7 for layout.

SYNC MASTER=J31_MLB		SYNC DATE=07/08/2011	
External B USB3 Connector			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		47 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		43 OF 86	
IV ALL RIGHTS RESERVED			

IR SUPPORT



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
Front Flex Support		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	6.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	48 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 86
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=YONAS J30		SYNC DATE=12/21/2011	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		49 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		45 OF 86	
IV ALL RIGHTS RESERVED			


SMC Reset "Button", Supervisor & AVREF Supply



Debug Power "Buttons"




SMC Crystal Circuit




Note:
ADC10 and ADC11 are shared with comparators on Stack Board.

Note:
Pull-up for SMC_PME_S4_DARK_L are in page33 (R3315).


S4 HPD SMC Wake Source




System (Sleep) LED Circuit



- SMC_ADC0 = SMC_CPU_VSENSE
- SMC_ADC1 = MAKE_BASE=TRUE
- SMC_ADC2 = NC_SMC_ADC2
- SMC_ADC3 = SMC_DCIN_VSENSE
- SMC_ADC4 = SMC_DCIN_ISENSE
- SMC_ADC5 = SMC_PBUS_VSENSE
- SMC_ADC6 = SMC_HDI_ISENSE
- SMC_ADC7 = SMC_BMON_ISENSE
- SMC_ADC8 = SMC_CPU_HI_ISENSE
- SMC_ADC9 = SMC_OTHER_HI_ISENSE
- SMC_ADC10 = SMC_MEM_ISENSE
- SMC_ADC11 = SMC_CPUVCCIO_ISENSE
- SMC_ADC12 = SMC_AXG_VSENSE
- SMC_ADC13 = NC_SMC_ADC13
- SMC_ADC14 = NC_SMC_ADC14
- SMC_ADC15 = NC_SMC_ADC15
- SMC_ADC16 = NC_SMC_ADC16
- SMC_ADC17 = NC_SMC_ADC17
- SMC_ADC18 = SMC_AXG_ISENSE
- SMC_ADC19 = NC_SMC_ADC19
- SMC_ADC20 = NC_SMC_ADC20
- SMC_ADC21 = NC_SMC_ADC21
- SMC_ADC22 = NC_SMC_ADC22
- SMC_ADC23 = MAKE_BASE=TRUE
- SMC_GFX_OVERTEMP = NC_SMC_GFX_OVERTEMP
- SMC_GFX_THROTTLE_L = NC_SMC_GFX_THROTTLE_L
- SMC_FAN_1_CTL = NC_SMC_FAN_1_CTL
- SMC_FAN_1_TACH = NC_SMC_FAN_1_TACH
- ENET_ASF_GPIO = NC_ENET_ASF_GPIO
- SMC_MPM5_LED_PWR = NC_SMC_MPM5_LED_PWR
- SMC_MPM5_LED_CHG = NC_SMC_MPM5_LED_CHG
- SYS_TDM_ONEWIRE = NC_SYS_TDM_ONEWIRE
- SMC_OOB1_RX_L = SMC_SSD_OOBD2R_L
- SMC_OOB1_TX_L = SMC_SSD_OOBR2D_L
- =CHGR_ACOK = SMC_BC_ACOK
- HISIDE_ISENSE_OC = NC_HISIDE_ISENSE_OC
- SMBUS_SMC_4_ASF_SCL = NC_SMBUS_SMC_4_ASF_SCL
- SMBUS_SMC_4_ASF_SDA = NC_SMBUS_SMC_4_ASF_SDA
- BDV_BKL_PWM = NC_BDV_BKL_PWM
- SMC_PME_S4_DARK_L = SDCONN_STATE_CHANGE_SMC
- SMC_SCI_L = SMC_WAKE_SCI_L
- SMC_T25_EN_L = NC_SMC_T25_EN_L
- SMC_IR_RX_OUT_RC = NC_SMC_IR_RX_OUT_RC




SMC12 PECCI Support




SMC12 SPI Support

Series resistors are not stuffed until the topology of 2 SPI Masters are verified.




Notes:
OOBD2R was OOB_TEMP, from SSD, to SMC
OOBR2D was TEMP_CTL, from SMC, to SSD

SMC12 Eng Pkg Support



BATLOW# Isolation



Pin	Component	Value	Notes
46 45 7	R5070	10K	5% 1/20W MF 201
45	R5072	10K	5% 1/20W MF 201
63 53 45	R5071	100K	5% 1/20W MF 201
47 45 6	R5073	10K	5% 1/20W MF 201
47 45 6	R5074	100K	5% 1/20W MF 201
47 45 6	R5075	10K	5% 1/20W MF 201
45 42	R5076	100K	5% 1/20W MF 201
45 42	R5077	10K	5% 1/20W MF 201
47 45 6	R5078	10K	5% 1/20W MF 201
47 45 6	R5079	10K	5% 1/20W MF 201
47 45 6	R5080	10K	5% 1/20W MF 201
63 45 6	R5081	10K	5% 1/20W MF 201
63 45 6	R5087	470K	5% 1/20W MF 201
45	R5092	100K	5% 1/20W MF 201
45 29 27	R5014	10K	5% 1/20W MF 201
46 5	R5017	100K	5% 1/20W MF 201
47	R5088	1K	5% 1/20W MF 201
46 45	R5086	10K	5% 1/20W MF 201
73 45 17	R5085	10K	5% 1/20W MF 201
45 35 24	R5091	100K	5% 1/20W MF 201
73 45	R5090	100K	5% 1/20W MF 201
45 32	R5089	10K	5% 1/20W MF 201

SYNC MASTER=YNAS J30 SYNC DATE=01/02/2012

SMC Support

Apple Inc.


DRAWING NUMBER: 051-9058
REVISION: 6.0.0
PAGE: 50 OF 109
SHEET: 46 OF 86

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


D

D

LPC+SPI Connector



SPI Bus Series Termination



C

C


B

B

A

A

SYNC MASTER=J31 MLB		SYNC DATE=06/15/2011	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9058	D
		REVISION	6.0.0
		BRANCH	
		PAGE	51 OF 109
		SHEET	47 OF 86




SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	52 OF 109
		SHEET	48 OF 86

SMLink 1 is slave port to access PCH & CPU via PECl.


CPU VCCIO 1.05V Load Side Current Sense (IC1C)

Gain: 100x, EDP: 20.1 A
 Rsense: 0.001 (R7640)
 V across Rsense: 20.1 mV
 Gain needed: 164.2x




DDR 1.5V S3 (Memory) Current Sense (IM0C)

Gain: 364.9x, EDP: 9 A
 Rsense: 0.001 (R5370)
 V across Rsense: 9 mV
 Gain needed: 366.6x




HDD Current Sense (IHDC)


Gain: 1000x, EDP: 2.5 A (12.5 W)
 Rsense: 0.001 (R5380)
 V across Rsense: 2.5 mV
 Gain needed: 1320x



CPU Core Voltage Sense (VC0C)




AXG Core Voltage Sense (VN0C)




CPU Core Load Side Current Sense (IC0C)

Gain: 161.5x, EDP: 53 A
 Rsense: 2x of 0.00075 (R7510, R7520), Rsum: 0.000375
 V across Rsense: 19.8 mV
 Gain needed: 166.1x



AXG Core Load Side Current Sense (IN0C)

Gain: 190.6x, EDP: 46 A
 Rsense: 2x of 0.00075 (R7550, R7560), Rsum: 0.000375
 V across Rsense: 17.25 mV
 Gain needed: 191.3x



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0114	3	RES,MTL,FLIM,100K,1/16W,0402,SMD,LF	C5349,C5359,C5369		LOADISNS:NO

SYNC MASTER=LINDA J30 SYNC DATE=09/28/2011

Power Sensors: Load Side

Apple Inc.

051-9058 D

6.0.0


53 OF 109

49 OF 86

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


CPU High Side Current Sense (IC0R)

Gain: 50x, EDP: 17.4 A
 Rsense: 0.003 (R5400)
 V across Rsense: 52.2 mV
 Gain needed: 63.2x




OTHER High Side Current Sense (IO0R)

Gain: 100x, EDP: 8.8 A
 Rsense: 0.003 (R5410)
 V across Rsense: 26.4 mV
 Gain needed: 125x




Charger (BMON Production) Current Sense (IPBR)

Charger Gain: 36x
 Rsense: 0.010 (R7050)
 Max Current Measured: 9.2 A




DC-In (AMON) Current Sense (ID0R)


Charger Gain: 20x
 Rsense: 0.020 (R7020)
 Max Current Measured: 8.3 A



PBUS Voltage Sense & Enable (VP0R)




DC In Voltage Sense & Enable (VD0R)




SYNC MASTER=YONAS J30		SYNC DATE=11/03/2011	
PAGE TITLE			
Power Sensors: High Side		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		6.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	54 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	50 OF 86
IV ALL RIGHTS RESERVED			

Thermal Sensor:
CPU Proximity, Fin Stack, Memory Proximity, 5V/3.3V Proximity

I2C Write: 0x98, I2C Read: 0x99




Thermal Sensor: T29 Die



Note: Use GND pin B1 on U3600 for N leg.


SYNC MASTER=YONAS J30		SYNC DATE=08/01/2011	
PAGE TITLE Thermal Sensors			
DRAWING NUMBER 051-9058		SIZE D	
REVISION 6.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 55 OF 109		SHEET 51 OF 86	



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Fan			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	56 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	80UA			0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	14MA (MAX)			0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector



SMC Manual Reset & Isolation


Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with MSP power to isolate when MSP is not powered. No IPD on OE input pin PP3V3_S4 (symbol error).




SYNC MASTER=J31 MLB	SYNC DATE=07/01/2011
WELLSPRING 1	
Apple Inc.	DRAWING NUMBER 051-9058
REVISION 6.0.0	SIZE D
NOTICE OF PROPRIETARY PROPERTY:	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE 57 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET 53 OF 86
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812, R5813, C5818 MODIFIED




IPD Flex Connector




PIN 21 IS NC ON CUMULUS FLEX
PIN 18 IS NC ON Z2 FLEX


Keyboard Backlight Driver & Detection




Keyboard Backlight Connector



SYNC MASTER=JACK J30		SYNC DATE=09/28/2011	
PAGE TITLE			
WELLSPRING 2			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		58 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		54 OF 86	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Digital Accelerometer			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	59 OF 109
		SHEET	55 OF 86




SYNC MASTER=K901_MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
SPI ROM			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 109
		SHEET	56 OF 86
		SIZE	D

AUDIO CODEC
APPLE P/N 353S3199 as of July 2011



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2281 as of July 2011



NOTES ON J30 audio

Codec HPamp used for Lineout/HPout. No external HPamp.
3 Spk amplifiers - 2 tweeters and a sub woofer
No line input capability
SPDIF out
China headset support


www.qdzbwx.com

Digital Mic - Only for mock ups
as of July 2011

57 AUD_DMIC_CLK == TP_AUD_DMIC_CLK
MAKE_BASE=TRUE
57 AUD_GPIO_0 == TP_AUD_DMIC_SDATA
MAKE_BASE=TRUE

SYNC MASTER=KAVITHA J30		SYNC DATE=07/25/2011	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	57 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

EXTERNAL (HEADSET) MIC INPUT CIRCUITRY APN:353S3066 as of July 2011



I2C ADDRESSES: CHS uses SMBus 0 connections

CHS	U6400	READ	0111	0111	0x77
CHS	U6400	WRITE	0111	0110	0x76

SYNC MASTER=DIRK J30		SYNC DATE=02/16/2012	
PAGE TITLE AUDIO: DETECT/MIC BIAS			
DRAWING NUMBER 051-9058		SIZE D	
REVISION 6.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 64 OF 109		SHEET 58 OF 86	

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



SYNC MASTER=KAVITHA.J30		SYNC DATE=07/25/2011	
PAGE TITLE: AUDIO: HEADPHONE FILTER			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	65 OF 109
		SHEET	59 OF 86
		SIZE	D

8

7

6

5

4

3

2


1

SATELLITE & SUB TWEETER AMPLIFIER

APN:353S2888 as of July 2011


SATELLITE	FC=1.2kHz typical
SUB	FC= 172 HZ typical
GAIN	3DB with Rin=28k typical

Gain Pin	Gain dB
Connect to VDD	12
Connect to VDD through 100k	9
Not connected	6
Connect to GND through 100k	3
Connect to GND	0




SYNC MASTER=KAVITHA.J30		SYNC DATE=07/25/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		66 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		60 OF 86	
IV ALL RIGHTS RESERVED			


AUDIO JACK:LO/HP CONNECTOR, SPDIF TX



ANALOG MIC CONNECTOR
APN:518S0520



SPEAKER CONNECTOR



SYNC MASTER=DIRK J30		SYNC DATE=11/10/2011	
AUDIO: JACK			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		67 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 86	
IV ALL RIGHTS RESERVED			

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (3)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (804)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY

SOUTHBRIDGE RESOURCES


FUNCTION	SYSTEM GPIO	SYSTEM INTERRUPT
AUD_IPHS_SWITCH_EN	PANTHER_POINT GPIO16	N/A
AUD_I2C_INT_L	N/A	PANTHER_POINT GPIO5/PIRQH
AUD_IP_PERIPHERAL_DET	N/A	PANTHER_POINT GPIO3/PIRQH

PORT B LEFT (HEADSET MIC)
HP=80HZ, LP=8.82KHZ




I2C addresses: Mikey uses SMBus 0
MIKEY U6880 READ 0111 0011 0x73
MIKEY U6880 WRITE 0111 0010 0x72

PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PORT B RIGHT (BUILT-IN MIC)
HP=80HZ




EXTRACTION NOTIFICATION

SYNC MASTER=DIRK J30		SYNC DATE=02/20/2012	
PAGE TITLE			
AUDIO:Jack Translators			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	68 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

MagSafe DC Power Jack




BIL CONNECTOR




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator



BATTERY CONNECTOR



SYNC MASTER=JACK J30		SYNC DATE=07/29/2011	
PAGE TITLE DC-In & Battery Connectors			
DRAWING NUMBER 051-9058		SIZE D	
REVISION 6.0.0		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 69 OF 109	
		SHEET 63 OF 86	



FROM ADAPTER

Inrush Limiter

Reverse-Current Protection

5.5V "G3Hot" Supply

ACIN pin threshold is 3.2V, +/- 50mV
 Divider sets ACIN threshold at 13.55V
 Input impedance of ~40K meets sparkitecture requirements

30mA max load

Max Current = 8A
 (L7030 limit)
 f = 400 kHz

Vout = 5.506V
 200MA MAX OUTPUT
 (Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0927	2	FMC3020DC	Q7030, Q7035	CRITICAL	CHARGER_POWER_FET:FAIR
376S0966	2	RJK03E1DNS	Q7030, Q7035	CRITICAL	CHARGER_POWER_FET:REN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0761	1	SI7137DP	Q7055	CRITICAL	
376S0845	1	SI7149DP	Q7080	CRITICAL	
376S0845	1	SI7149DP	Q7085	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0129	1	RES, 5MOHM, 1%, 1W, 0612, 4-TERM	R7050	CRITICAL	BATT_2S

K6 NOTES : L7030 CHANGED BACK TO K24 IND DUE TO LAYOUT

SYNC MASTER=JACK J30 SYNC DATE=09/27/2011

PBus Supply & Battery Charger

Apple Inc.

051-9058 D


6.0.0

70 OF 109

64 OF 86

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

System Agent Power Supply



INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3074	1C	ISL95870A, PWM, 2BIT-VID, RMOT-SNSE, 20W	U7100	CRITICAL	


$OCP = R7141 \times 8.5\mu A / R7140$
 $OCP = 8.5A$

SYNC MASTER=JACK J30 SYNC DATE=09/28/2011
 System Agent Supply
 Apple Inc.
 DRAWING NUMBER: 051-9058 SIZE: D
 REVISION: 6.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 71 OF 109
 SHEET: 65 OF 86

5V_S3 / 3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0927	1	FDMC3020DC	Q7260		5V_S3_POWER_FET:FAIR
376S0928	1	FDMC2514SDC	Q7261		5V_S3_POWER_FET:FAIR
376S0966	1	RJK03E1DNS	Q7260		5V_S3_POWER_FET:REN
376S0895	1	RJK03E0DNS	Q7261		5V_S3_POWER_FET:REN

SYNC MASTER=JACK J30 SYNC DATE=08/22/2011

5V/3.3V SUPPLY

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BRANCH: 72 OF 109

SHEET: 66 OF 86

SEPARATED MASTER PGOOD FOR BOTH 5V AND 3V3.



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0299	128S0218		ALL	
128S0093	128S0218		ALL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0979	1	FDMC0225	Q7330		DDR_POWER_FET:FAIR
376S0874	1	FDMC0202B	Q7335		DDR_POWER_FET:FAIR

SYMC_MASTER=JACK_730 SYMC_DATE=07/26/2011

1.5V DDR3 Supply


Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 73 OF 109 SHEET: 67 OF 86



SYMC_MASTER=JACK_710
SYMC_DATE=09/03/2015

CPU IMVP7 & AXG VCore Regulator


Apple Inc.	DRAWING NUMBER 051-9058	SIZE D
NOTICE OF PROPRIETARY PROPERTY:	REVISION 6.0.0	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE 74 OF 109
II NOT TO REPRODUCE OR COPY IT	III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	SHEET 68 OF 86
IV ALL RIGHTS RESERVED		



CPU IMVP7 & AXG VCore Output
 Apple Inc.
 DRAWING NUMBER: 051-9058
 REVISION: 6.0.0
 SHEET: 75 OF 109
 PAGE: 69 OF 86

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


CPU VCCIO (1.05V S0) Regulator



$OCP = R7641 \times 8.5\mu A / R7640$
 $OCP = 26.265A$
 $V_{out} = 0.5V \times (1 + R_a / R_b)$


SYNC MASTER=JACK J30		SYNC DATE=09/28/2011	
PAGE TITLE			
CPUVCCIO (1.05V) Power Supply			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 109		70 OF 86	

CAESAR IV 1.2V INT.VR CMPTS




1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.8V S0 Switcher


Vout = 1.8V
MAX CURRENT = 2A
F = 1MHZ










1.5V S0 Switcher



1.05V S0 LDO



SYNC MASTER=JACK J30		SYNC DATE=07/28/2011	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	77 OF 109
		SHEET	71 OF 86












SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Power FETs			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	78 OF 109
		SHEET	72 OF 86

S5 Rail Enables & PGOOD

Internal pull-ups 100K +/- 20%

State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0



Power Control 1/ENABLE

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- ALL RIGHTS RESERVED

REVISION: 6.0.0

PAGE: 79 OF 109


SHEET: 73 OF 86



LCD CONNECTOR
LVDS CONNECTOR:518S0787

CRITICAL
J9000
20525-130E-01
F-RT-SM

SYNC MASTER=K901 MLS		SYNC DATE=02/15/2011	
PAGE TITLE LVDS CONNECTOR			
DRAWING NUMBER 051-9058		SIZE D	
REVISION 6.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 90 OF 109	
		SHEET 74 OF 86	



T29 A High-Speed Signals

T29 signals are P/N-swapped after AC caps to improve layout.

DP A Super-Driver

PS8301 I2C Addresses:
 A1 A0 Addr (W/R)
 0 0 0x96/0x97
 0 1 0xB6/0xB7
 1 0 0x94/0x95
 1 1 0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

=TBT_WAKE_L:
 Desktops use PCIe WAKE#
 Mobiles use S4 WAKE#

Port A MCU

DP/T29 A Low-Speed MUX

Must be 3.3V DP A port power

CBTL04DP081 (353S3151) and PI3VEDP212 (353S3055) are footprint-compatible parts with similar pinouts. NXP uses pin 10 for ML and HPD, Pericom uses pin 10 for ML and pin 11 for HPD.


Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100ohm pull-downs would defeat DP Sink's detection of DP source.

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
DisplayPort/T29 A MUXing			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	93 OF 109
		SHEET	75 OF 86

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.
wake from Thunderbolt devices.



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R9410,R9413		TBTHV:P12V
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R9411,R9414		TBTHV:P12V

Nominal	Min	Max
IHV50/S3 1120mA	1090mA	1170mA (12W minimum)




Thunderbolt Connector A

PAGE TITLE		SYNC DATE=02/15/2011	
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	94 OF 109
		SHEET	76 OF 86

PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)

THERE IS A SENSE RESISTOR BETWEEN PPSW_SW_LCDBKLT_PWR AND PPSW_SW_BKL ON THE SENSOR PAGE

*C9797 AND C9799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9717, R9718, R9719		BKLT:ENG
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=J31 MLR SYNC DATE=07/08/2011

PAGE TITLE: LCD Backlight Driver

Apple Inc.

DRAWING NUMBER: 051-9058

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 97 OF 109 SHEET: 77 OF 86

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Huron River SPFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI8_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE	*	20 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI8_PCH_TX2TX	*	=3X_DIELECTRIC	?
PCI8_PCH_TX2RX	*	=4X_DIELECTRIC	?
PCI8_PCH_RX2RX	*	=3X_DIELECTRIC	?
PCI8_PCH_RX2TX	*	=4X_DIELECTRIC	?
PCI8_PCH_2OTHER	*	=3X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI8_PCH_TX	*_PCH_TX	*	PCI8_PCH_TX2TX
PCI8_PCH_TX	*_PCH_RX	*	PCI8_PCH_TX2RX
PCI8_PCH_RX	*_PCH_RX	*	PCI8_PCH_RX2RX
PCI8_PCH_RX	*_PCH_TX	*	PCI8_PCH_RX2TX
PCI8_PCH_TX	*	*	PCI8_PCH_2OTHER
PCI8_PCH_RX	*	*	PCI8_PCH_2OTHER

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_NAME	NET_TYPE
DMI_S2N	PCI8_85D	PCI8_PCH_TX	DMI_S2N_P<3:0>	9 17
DMI_S2N	PCI8_85D	PCI8_PCH_TX	DMI_S2N_N<3:0>	9 17
DMI_N2S	PCI8_85D	PCI8_PCH_RX	DMI_N2S_P<3:0>	9 17
DMI_N2S	PCI8_85D	PCI8_PCH_RX	DMI_N2S_N<3:0>	9 17
FDI_DATA	PCI8_85D	PCI8_PCH_RX	FDI_DATA_P<7:0>	9 17
FDI_DATA	PCI8_85D	PCI8_PCH_RX	FDI_DATA_N<7:0>	9 17
FDI_FSYNC	CPU_50S	CPU_AGTL	FDI_FSYNC<1..0>	9 17
FDI_LSYNC	CPU_50S	CPU_AGTL	FDI_LSYNC<1..0>	9 17
FDI_INT	CPU_50S	CPU_AGTL	FDI_INT	9 17
CPU_PRCI	CPU_50S	CPU_COMP	CPU_PRCI	10 19 46
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC	10 17
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM_MEM_PWRGD	10 17 26
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP_DBRESET_L	10 23 24
XDP_CPU_RDY_L	CPU_50S	CPU_ITP	XDP_CPU_RDY_L	10 23
XDP_CPU_PREQ_L	CPU_50S	CPU_ITP	XDP_CPU_PREQ_L	10 23
PM_EXT_TS_L<0>	CPU_50S	CPU_AGTL	PM_EXT_TS_L<0>	
PM_EXT_TS_L<1>	CPU_50S	CPU_AGTL	PM_EXT_TS_L<1>	
CPU_SM_RCOMP<0>	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>	10
CPU_SM_RCOMP<1>	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>	10
CPU_SM_RCOMP<2>	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>	10
CPU_CFG<11..0>	CPU_50S	CPU_ITP	CPU_CFG<11..0>	9 23
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU_CATERR_L	10 45
CPU_VCCIO_SEL	CPU_50S	CPU_AGTL	CPU_VCCIO_SEL	8 12
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU_PROCHOT_L	10 45 46 68
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	10 19 23
PM_THERMTRIP_L	CPU_50S	CPU_8MIL	PM_THERMTRIP_L	10 19 46
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_P	10 16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_N	10 16
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P	10 16
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N	10 16
ITPXDP_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_P	16 23
ITPXDP_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_N	16 23
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P	23
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N	23
EDP_COMP	CPU_27P4S	CPU_COMP	EDP_COMP	9
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	9
XDP_CPU_TDI	CPU_50S	CPU_ITP	XDP_CPU_TDI	10 23
XDP_CPU_TDO	CPU_50S	CPU_ITP	XDP_CPU_TDO	10 23
XDP_CPU_TMS	CPU_50S	CPU_ITP	XDP_CPU_TMS	10 23
XDP_CPU_TCK	CPU_50S	CPU_ITP	XDP_CPU_TCK	10 23
XDP_CPU_TRST_L	CPU_50S	CPU_ITP	XDP_CPU_TRST_L	10 23
XDP_BM_L<3..0>	CPU_50S	CPU_ITP	XDP_BM_L<3..0>	10 23
CPU_CFG<15..12>	CPU_50S	CPU_ITP	CPU_CFG<15..12>	9 23
XDP_CPUURST_L	CPU_50S	CPU_ITP	XDP_CPUURST_L	23
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	12 68
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	12 68
CPU_VCCIOSENSE_P	CPU_27P4S	CPU_VCCIOSENSE	CPU_VCCIOSENSE_P	12 70
CPU_VCCIOSENSE_N	CPU_27P4S	CPU_VCCIOSENSE	CPU_VCCIOSENSE_N	12 70
CPU_AXG_SENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P	12 68
CPU_AXG_SENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N	12 68
CPU_VDDO_SENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_P	12
CPU_VDDO_SENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_N	12
CPU_AXG_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	9
CPU_AXG_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	9
CPU_VCC_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	9
CPU_VCC_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	9
CPU_VIDALERT_L	CPU_50S	CPU_COMP	CPU_VIDALERT_L	12 68
CPU_VIDSCLK	CPU_50S	CPU_COMP	CPU_VIDSCLK	12 68
CPU_VIDSOUT	CPU_50S	CPU_COMP	CPU_VIDSOUT	12 68

CPU_VCCSA_VID<0>
CPU_VCCSA_VID<1>

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE: CPU Constraints			
Apple Inc.		DRAWING NUMBER: 051-9058	SIZE: D
		REVISION: 6.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE: 100 OF 109	BRANCH:
II NOT TO REPRODUCE OR COPY IT		SHEET: 78 OF 86	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_37S, MEM_40S, MEM_72D, MEM_50S, MEM_85D, MEM_50S, MEM_85D, MEM_50S, MEM_85D.

Memory Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, SPACING. Rows list constraints for MEM_A and MEM_B for signals like CLK, CKE, CS, ODT, CMD, BA, RAS, CAS, WE, DQ, and DQS.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_CLK2MEM, MEM_CTRL2CTRL, MEM_CTRL2MEM, MEM_CMD2CMD, MEM_CMD2MEM, MEM_DATA2DATA, MEM_DATA2MEM, MEM_DQS2MEM, MEM_2OTHER.

Memory Bus Spacing Group Assignments

Grid of tables showing NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, and SPACING_RULE_SET for various signal pairs like MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Need to support MEM*-style wildcards!

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow rPGA guidelines per Huron River SFF DG rev1.0 (#438297). DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement. DQ to DQS matching per byte lane should be within 0.127mm. DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm]. CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm. CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs. A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm. DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric. Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from processor ball to SODIMM pad is 88.9mm. SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5

Metadata box containing SYNC MASTER=K901 MLB, SYNC DATE=02/15/2011, Memory Constraints title, Apple Inc. logo, drawing number 051-9058, revision 6.0.0, and a notice of proprietary property.

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP_85D and LVDS_90D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DP_PCH, DP_PCH_TX, and LVDS_PCH_TX.

SATA Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SATA_90D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SATA_PCH_TX, SATA_PCH_RX, and SATA_ICOMP.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SATA3_PCH_TX2TX, SATA3_PCH_TX2RX, SATA3_PCH_RX2RX, SATA3_PCH_RX2TX, and SATA3_PCH_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include SATA3_PCH_TX, SATA3_PCH_RX, and SATA3_PCH_2OTHER.

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCH_USB_RBIAIS and USB_85D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes USB.

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes USB_85D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB3_PCH_TX2TX, USB3_PCH_TX2RX, USB3_PCH_RX2RX, USB3_PCH_RX2TX, and USB3_PCH_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include USB3_PCH_TX, USB3_PCH_RX, and USB3_PCH_2OTHER.

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, and SPACING. Lists various electrical constraints for different net types like LVDS, SATA, and USB.

Metadata box containing drawing title 'PCH Constraints 1', Apple Inc. logo, revision number '051-9058', and page information '102 OF 109' and '80 OF 86'.

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for LPC_50S and CLK_LPC_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row for LPC.

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row for SMB_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row for SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row for HDA_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row for HDA.

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row for CLK_SLOW_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row for CLK_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row for SPI_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row for SPI.

PCI-Express Signal Constraints

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows for PCI_T29_TX2TX, PCI_T29_TX2RX, PCI_T29_RX2RX, PCI_T29_RX2TX, PCI_T29_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows for various PCI_T29 signals.

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

System Clock Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for CLK_SLOW_55S and CLK_25M_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows for CLK_SLOW and CLK_25M.

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

Table with 5 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_NAME, NET_TYPE. Lists various PCH nets like LPC_AD, LPC_FRAME, SMBUS_PCH_CLK, etc.

Chipset Net Properties

Table with 5 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_NAME, NET_TYPE. Lists various Chipset nets like DP_EXTA_ML, DP_EXTA_AUXCH, PCIE_T29_R2D, etc.

Clock Net Properties

Table with 5 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_NAME, NET_TYPE. Lists various Clock nets like SYSCLK_CLK32K_RTC, SYSCLK_CLK25M_SB, etc.

D

D

C

C

B

B

A

A

Apple Inc. logo and header information including PCH Constraints 2, drawing number 051-9058, revision 6.0.0, and page 103 of 109.

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR_DATA	*	5MIL	?

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
ENET_50S	ENET_3X		BCM5764_CLK25M_XTALI
ENET_50S	ENET_3X		BCM5764_CLK25M_XTALO
ENET_50S	ENET_3X		ENET_RESET_L
ENET_MDI	ENET_MDI		ENET_MDI_P<3..0>
ENET_MDI	ENET_MDI		ENET_MDI_N<3..0>
ENET_CR_DATA	ENET_CR_DATA		ENET_CR_DATA<7..0>
ENET_CR_DATA	ENET_CR_DATA		ENET_CR_CMD
ENET_CR_CLK	ENET_CR_DATA		ENET_CR_CLK
ENET_CR_DATA	ENET_CR_DATA		SDCONN_DATA<7..0>
ENET_CR_DATA	ENET_CR_DATA		SDCONN_CMD
ENET_CR_CLK	ENET_CR_DATA		SDCONN_CLK
ENET_CR_CLK	ENET_CR_DATA		SDCONN_CLK_L

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_P0_TPA	FW_TP		FW_P0_TPA_P
FW_P0_TPA	FW_TP		FW_P0_TPA_N
FW_P0_TPB	FW_TP		FW_P0_TPB_P
FW_P0_TPB	FW_TP		FW_P0_TPB_N
FW_P1_TPA	FW_TP		FW_P1_TPA_P
FW_P1_TPA	FW_TP		FW_P1_TPA_N
FW_P1_TPB	FW_TP		FW_P1_TPB_P
FW_P1_TPB	FW_TP		FW_P1_TPB_N
Port 2 Not Used			

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Ethernet/FW Constraints			
 Apple Inc.	DRAWING NUMBER	051-9058	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	104 OF 109
		SHEET	82 OF 86

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29 IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
DP_T29SNK0_ML	DP_85D	DP_ECH_TX	DP T29SNK0 ML C P<3..0>
DP_T29SNK0_ML	DP_85D	DP_ECH_TX	DP T29SNK0 ML C N<3..0>
DP_T29SNK0_ML	DP_85D	DP_ECH_TX	DP T29SNK0 ML P<3..0>
DP_T29SNK0_ML	DP_85D	DP_ECH_TX	DP T29SNK0 ML N<3..0>
DP_T29SNK0_AUXCH	DP_85D	DP_ECH	DP T29SNK0 AUXCH C P
DP_T29SNK0_AUXCH	DP_85D	DP_ECH	DP T29SNK0 AUXCH C N
DP_T29SNK0_AUXCH	DP_85D	DP_ECH	DP T29SNK0 AUXCH P
DP_T29SNK0_AUXCH	DP_85D	DP_ECH	DP T29SNK0 AUXCH N
DP_T29SNK1_ML	DP_85D	DP_ECH_TX	DP T29SNK1 ML C P<3..0>
DP_T29SNK1_ML	DP_85D	DP_ECH_TX	DP T29SNK1 ML C N<3..0>
DP_T29SNK1_ML	DP_85D	DP_ECH_TX	DP T29SNK1 ML P<3..0>
DP_T29SNK1_ML	DP_85D	DP_ECH_TX	DP T29SNK1 ML N<3..0>
DP_T29SNK1_AUXCH	DP_85D	DP_ECH	DP T29SNK1 AUXCH C P
DP_T29SNK1_AUXCH	DP_85D	DP_ECH	DP T29SNK1 AUXCH C N
DP_T29SNK1_AUXCH	DP_85D	DP_ECH	DP T29SNK1 AUXCH P
DP_T29SNK1_AUXCH	DP_85D	DP_ECH	DP T29SNK1 AUXCH N
DP_T29SRC_ML	DP_85D	DISPLAYPORT	DP T29SRC ML C P<3..0>
DP_T29SRC_ML	DP_85D	DISPLAYPORT	DP T29SRC ML C N<3..0>
DP_T29SRC_AUXCH	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C P
DP_T29SRC_AUXCH	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C N
T29_I2C_55S	T29_I2C	T29_I2C	I2C T29_SCL
T29_I2C_55S	T29_I2C	T29_I2C	I2C T29_SDA
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29 SPI CLK
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29 SPI MOSI
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29 SPI MISO
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29 SPI CS_L
T29DP_80D	T29DP	T29DP	T29 R2D C P<3..0>
T29DP_80D	T29DP	T29DP	T29 R2D C N<3..0>
T29DP_100D	T29DP	T29DP	T29 D2R P<3..0>
T29DP_100D	T29DP	T29DP	T29 D2R N<3..0>

Only used on hosts supporting T29 video-in

T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
T29_R2D0	T29DP_80D	T29DP	T29 R2D P<0>
T29_R2D0	T29DP_80D	T29DP	T29 R2D N<0>
T29_R2D1	T29DP_80D	T29DP	T29 R2D P<1>
T29_R2D1	T29DP_80D	T29DP	T29 R2D N<1>
T29DP_80D	T29DP	T29DP	T29 R2D C F P<1..0>
T29DP_80D	T29DP	T29DP	T29 R2D C F N<1..0>
T29DP_100D	T29DP	T29DP	T29 D2R C P<0>
T29DP_100D	T29DP	T29DP	T29 D2R C N<0>
T29DP_100D	T29DP	T29DP	T29 D2R C P<1>
T29DP_100D	T29DP	T29DP	T29 D2R C N<1>
T29DP_100D	T29DP	T29DP	T29DPA D2R1 AUXCH P
T29DP_100D	T29DP	T29DP	T29DPA D2R1 AUXCH N
T29DP_80D	T29DP	T29DP	DP SDRVA ML C P<3..0>
T29DP_80D	T29DP	T29DP	DP SDRVA ML C N<3..0>
T29DP_80D	T29DP	T29DP	DP SDRVA ML R P<3..0>
T29DP_80D	T29DP	T29DP	DP SDRVA ML R N<3..0>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<2..0:2>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<2..0:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML P<3..1:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML N<3..1:2>
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH P
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH N
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH C P
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH C N
T29DP_80D	T29DP	T29DP	T29DPA ML P<3..0>
T29DP_80D	T29DP	T29DP	T29DPA ML N<3..0>
T29DP_80D	T29DP	T29DP	T29DPA ML C P<3..0>
T29DP_80D	T29DP	T29DP	T29DPA ML C N<3..0>
T29DP_80D	T29DP	T29DP	DP A EXT AUXCH P
T29DP_80D	T29DP	T29DP	DP A EXT AUXCH N
T29_R2D2	T29DP_80D	T29DP	T29 R2D P<2>
T29_R2D2	T29DP_80D	T29DP	T29 R2D N<2>
T29_R2D3	T29DP_80D	T29DP	T29 R2D P<3>
T29_R2D3	T29DP_80D	T29DP	T29 R2D N<3>
T29DP_80D	T29DP	T29DP	T29 R2D C F P<3..2>
T29DP_80D	T29DP	T29DP	T29 R2D C F N<3..2>
T29DP_100D	T29DP	T29DP	T29 D2R C P<2>
T29DP_100D	T29DP	T29DP	T29 D2R C N<2>
T29DP_100D	T29DP	T29DP	T29 D2R C P<3>
T29DP_100D	T29DP	T29DP	T29 D2R C N<3>
T29DP_100D	T29DP	T29DP	T29DPB D2R3 AUXCH P
T29DP_100D	T29DP	T29DP	T29DPB D2R3 AUXCH N
T29DP_80D	T29DP	T29DP	DP SDRVB ML C P<3..0>
T29DP_80D	T29DP	T29DP	DP SDRVB ML C N<3..0>
T29DP_80D	T29DP	T29DP	DP SDRVB ML R P<3..0>
T29DP_80D	T29DP	T29DP	DP SDRVB ML R N<3..0>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP SDRVB ML P<2..0:2>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP SDRVB ML N<2..0:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP SDRVB ML P<3..1:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP SDRVB ML N<3..1:2>
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH P
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH N
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH C P
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH C N
T29DP_80D	T29DP	T29DP	T29DPB ML P<3..0>
T29DP_80D	T29DP	T29DP	T29DPB ML N<3..0>
T29DP_80D	T29DP	T29DP	T29DPB ML C P<3..0>
T29DP_80D	T29DP	T29DP	T29DPB ML C N<3..0>
T29DP_80D	T29DP	T29DP	DP B EXT AUXCH P
T29DP_80D	T29DP	T29DP	DP B EXT AUXCH N

Only used on dual-port hosts.

SYNC MASTER=K901_MLS		SYNC DATE=02/15/2011	
PAGE TITLE			
T29 Constraints			SIZE
Apple Inc.			D
DRAWING NUMBER			051-9058
REVISION			6.0.0
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			105 OF 109
II NOT TO REPRODUCE OR COPY IT			SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			83 OF 86
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	SIZE
	PHYSICAL	SPACING		
SMBUS_SMC_A_G3_SCL	SMB_50G	0MM	SMBUS_SMC_2_G3_SCL	6 45 48
SMBUS_SMC_A_G3_SDA	SMB_50G	0MM	SMBUS_SMC_2_G3_SDA	6 45 48
SMBUS_SMC_B_G0_SCL	SMB_50G	0MM	SMBUS_SMC_1_G0_SCL	45 48
SMBUS_SMC_B_G0_SDA	SMB_50G	0MM	SMBUS_SMC_1_G0_SDA	45 48
SMBUS_SMC_D_G0_SCL	SMB_50G	0MM	SMBUS_SMC_0_G0_SCL	45 48
SMBUS_SMC_D_G0_SDA	SMB_50G	0MM	SMBUS_SMC_0_G0_SDA	45 48
SMBUS_SMC_H_G3_SCL	SMB_50G	0MM	SMBUS_SMC_5_G3_SCL	6 45 48
SMBUS_SMC_H_G3_SDA	SMB_50G	0MM	SMBUS_SMC_5_G3_SDA	6 45 48
SMBUS_SMC_MONM_SCL	SMB_50G	0MM	SMBUS_SMC_3_SCL	45 48
SMBUS_SMC_MONM_SDA	SMB_50G	0MM	SMBUS_SMC_3_SDA	45 48

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	SIZE
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	64
	1TO1_DIFFPAIR		CHGR_CSI_N	64
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	64
	1TO1_DIFFPAIR		CHGR_CSO_N	64

D

D

C


C

B

B

A

A

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-9058	SIZE D
	REVISION	6.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	106 OF 109
		SHEET	84 OF 86

8

7

6

5

4

3

2

1

