





SYNC MASTER=K6 MLB		SYNC DATE=12/11/2009	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8870	D
		REVISION	BRANCH
		3.13.0	
		PAGE	SHEET
		2 OF 109	2 OF 75



K78/K21 POWER SYSTEM ARCHITECTURE



PAGE TITLE		
Power Block Diagram		SIZE
Apple Inc.		051-8870 D
DRAWING NUMBER		REVISION
3.13.0		BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE
		3 OF 109
		SHEET
		3 OF 75

SYNC_DATE=19/01/2011

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-2684	K21i MLB DEVELOPMENT BOM	K21_DEVEL:ERG
607-8041	CHN FTS,PCBA,MLB,K21	K21_COMMON
639-2553	PCBA,MLB,1.8GHZ,HY 2GB,K21	K21_CHNPTS,EEEE:DP1F,CPU1:8GHZ,DDR3:HYWIX_2GB
639-2554	PCBA,MLB,1.7GHZ,SA 4GB,K21	K21_CHNPTS,EEEE:DP1G,CPU1:7GHZ,DDR3:SAMSUNG_4GB
639-2558	PCBA,MLB,1.8GHZ,EL 4GB,K21	K21_CHNPTS,EEEE:DP1H,CPU1:8GHZ,DDR3:ELP1DA_4GB
639-2549	PCBA,MLB,1.7GHZ,EL 4GB,K21	K21_CHNPTS,EEEE:DP1J,CPU1:7GHZ,DDR3:ELP1DA_4GB
639-2555	PCBA,MLB,1.8GHZ,HY 4GB,K21	K21_CHNPTS,EEEE:DP1K,CPU1:8GHZ,DDR3:HYWIX_4GB
639-2557	PCBA,MLB,1.8GHZ,SA 4GB,K21	K21_CHNPTS,EEEE:DP1L,CPU1:8GHZ,DDR3:SAMSUNG_4GB
639-2548	PCBA,MLB,1.7GHZ,HY 2GB,K21	K21_CHNPTS,EEEE:DP1M,CPU1:7GHZ,DDR3:HYWIX_2GB
639-2550	PCBA,MLB,1.8GHZ,MI 2GB,K21	K21_CHNPTS,EEEE:DP1N,CPU1:8GHZ,DDR3:MICRON_2GB
639-2551	PCBA,MLB,1.7GHZ,HY 4GB,K21	K21_CHNPTS,EEEE:DP1P,CPU1:7GHZ,DDR3:HYWIX_4GB
639-2552	PCBA,MLB,1.7GHZ,SA 2GB,K21	K21_CHNPTS,EEEE:DP1Q,CPU1:7GHZ,DDR3:SAMSUNG_2GB
639-2556	PCBA,MLB,1.8GHZ,SA 2GB,K21	K21_CHNPTS,EEEE:DP1R,CPU1:8GHZ,DDR3:SAMSUNG_2GB
639-2559	PCBA,MLB,1.7GHZ,MI 2GB,K21	K21_CHNPTS,EEEE:DP1T,CPU1:7GHZ,DDR3:MICRON_2GB

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7563	1	LABEL,L10,K99	[EEEE_DP1F]	CRITICAL	EEEE:DP1F
825-7563	1	LABEL,L10,K99	[EEEE_DP1G]	CRITICAL	EEEE:DP1G
825-7563	1	LABEL,L10,K99	[EEEE_DP1H]	CRITICAL	EEEE:DP1H
825-7563	1	LABEL,L10,K99	[EEEE_DP1J]	CRITICAL	EEEE:DP1J
825-7563	1	LABEL,L10,K99	[EEEE_DP1K]	CRITICAL	EEEE:DP1K
825-7563	1	LABEL,L10,K99	[EEEE_DP1L]	CRITICAL	EEEE:DP1L
825-7563	1	LABEL,L10,K99	[EEEE_DP1M]	CRITICAL	EEEE:DP1M
825-7563	1	LABEL,L10,K99	[EEEE_DP1N]	CRITICAL	EEEE:DP1N
825-7563	1	LABEL,L10,K99	[EEEE_DP1P]	CRITICAL	EEEE:DP1P
825-7563	1	LABEL,L10,K99	[EEEE_DP1Q]	CRITICAL	EEEE:DP1Q
825-7563	1	LABEL,L10,K99	[EEEE_DP1R]	CRITICAL	EEEE:DP1R
825-7563	1	LABEL,L10,K99	[EEEE_DP1T]	CRITICAL	EEEE:DP1T

D

D

C

C

B


B

A

A

Sub BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-2684	1	K21 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM
607-8041	1	CHN FTS,PCBA,MLB,K21	CHNPTS	CRITICAL	K21_CHNPTS

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Revision History			
 Apple Inc.	DRAWING NUMBER	051-8870	SIZE D
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		4 OF 109	
SHEET		4 OF 75	

8

7

6

5

4

3

2

1

K21 BOM GROUPS	
BOM GROUP	BOM OPTIONS
K21_COMMON	ALTERNATE,COMMON,K21_MISC,K21_DEBUG;ENG,K21_PROGPARTS,USBHUB_2513B,T29BST:Y,EDP,PCB:B3
K21_MISC	CPIONE_H0,HB1_ZHOREN,HB2_ZHOREN,T29:Y,SRV12C:MCU,SRV_PD,EB_EL
K21_PROGPARTS	BOOTROM_PROD,SMC_PROD,T29ROM:PROD,T29MCU_PROD
K21_DEVEL:ENG	BKLT:ENG,BMON:ENG,XDP_CONN,XDP_CPU:RPM,XDP_FCH,LPCPLUS,VREFMCH,SDPGOOD_ISL_R3_BO_LED,VCCIOISS:ENG,AIRPORTISS:ENG,HDDISS:ENG,LCBKLTISS:ENG
K21_DEVEL:PVT	LPCPLUS,XDP_CONN,XDP_FCH
K21_DEBUG:ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K21_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,BMON:PROD,SMC_DEBUG_YES,XDP,VREFMCH_NOT
K21_DEBUG:PROD	BKLT:PROD,BMON:PROD,SMC_DEBUG_YES,XDP,VREFMCH_NOT,LPCPLUS,VCCIOISS_PROD,AIRPORTISS_PROD,HDDISS_PROD,LCBKLTISS_PROD
DDR3:HYNIX_2GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:HYNIX_2GB
DDR3:HYNIX_4GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:SAMSUNG_2GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_2GB
DDR3:SAMSUNG_4GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:MICRON_2GB	DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:MICRON_2GB
DDR3:ELPIDA_4GB	DRAM_CFG0:H,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33580550	1	IC,EEPROM,SERIAL,SPI,1Kbit,1.8V,MSP,LF	U3690	CRITICAL	T29ROM:BLANK
34170352	1	IC,T29-ROM,K21	U3690	CRITICAL	T29ROM:PROD
33783997	1	IC,MCU,32B,LPC1112A,16KB/2KB,HWQFN25	U9330	CRITICAL	T29MCU:BLANK
34170353	1	IC,T29-MCU,K21	U9330	CRITICAL	T29MCU:PROD
33880895	1	IC,SMC,RENESAS,89S/211TRP,9MM,TLP,RF	U4900	CRITICAL	SMC:BLANK
34170348	1	IC,SMC,K21	U4900	CRITICAL	SMC:PROD
33580809	1	64 MBIT SPI SERIAL DUAL I/O FLASH,Macronix	U6100	CRITICAL	BOOTROM:BLANK
33580803	1	64 MBIT SPI SERIAL DUAL I/O FLASH,Samsung	U6100	CRITICAL	BOOTROM:BLANK
34170349	1	IC,SPI ROM,K21 K78	U6100	CRITICAL	BOOTROM:PROD

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680855	37680613		ALL	Diodes alt to Toshiba
37680977	37680859		ALL	Diodes alt to Toshiba
37680972	37680612		ALL	Resist alt to Toshiba
37780107	37780066		ALL	OSeml alt to Sontech
13880676	13880691		ALL	Murata alt to Samsung
37180679	37180652		ALL	NDP alt to NXP
13880679	13880678		ALL	Murata/Samsung to Taiyo
13880671	13880673		ALL	Taiyo alt to Murata
33764092	33764100		ALL	EARLY 1.0GHz CPU SAMPLES
33784093	33784101		ALL	EARLY 1.4GHz CPU SAMPLES
35383312	35383055		ALL	NDP alt to Pericom
37680790	37680928		ALL	TI alt to Fairchild
12880333	12880294		ALL	Sanyo alt for Sanyo/Fredrick
15281442	15281295		ALL	Toko alt for HEC inductor
10480035	10480011		ALL	Panasonic alt to Cytotec
15281085	15281307		ALL	Toko alt for Cytotec
514-0744	998-3941		ALL	Old J9400 alt to New J9400
37680874	37680895		ALL	F0MCU2028 alt to RJK0380088
13880703	13880648		ALL	Murata alt to Taiyo Yuden
13880684	13880640		ALL	Murata alt to Taiyo Yuden
33880721	33880923		ALL	SMC USX2061 alt to USB25138
15281493	15281300		ALL	Colicraft alt to Murata

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33784121	1	SSB,QATM,Q8,J1,1.8,17W,2+2,1.20,4M,BGA	U1000	CRITICAL	CPU:1.8GHZ
33784119	1	SSB,QATM,Q8,J1,1.7,17W,2+2,1.20,3M,BGA	U1000	CRITICAL	CPU:1.7GHZ
33784101	1	SSB,QATM,Q8,J1,1.6,17W,2+2,1.1,4M,BGA	U1000	CRITICAL	CPU:1.6GHZ
33784100	1	SSB,QATM,Q8,J1,1.5,17W,2+2,1.1,4M,BGA	U1000	CRITICAL	CPU:1.5GHZ
33784099	1	SSB,QATM,Q8,J1,1.4,17W,2+2,1.05,3M,BGA	U1000	CRITICAL	CPU:1.4GHZ
33784098	1	SSB,QATM,Q8,J1,1.3,17W,2+2,1.05,3M,BGA	U1000	CRITICAL	CPU:1.3GHZ
33784080	1	COUGAR POINT,SLRAG,FRQ,8D82Q647	U1800	CRITICAL	PCB:B2
33784091	1	COUGAR POINT,B3,SL74K,FRQ,8D82Q647	U1800	CRITICAL	PCB:B3
33880976	1	IC,T29 Eagle Ridge,192 PCBGA,8X9MM	U3600	CRITICAL	T29:Y
33380585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_2GB
33380585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_2GB
33380585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_2GB
33380585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_2GB
33380586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
33380587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
33380587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
33380587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
33380588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:MICRON_2GB
33380590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:MICRON_2GB
33380590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:MICRON_2GB
33380590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:MICRON_2GB
33380589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33380589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33380589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33380589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB
35382929	1	IC,1SL6259,BATCHARGER,3#,4X4MM,QFN28	U7000	CRITICAL	

PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-2333	1	K21, T29 Fence	T29FENCE	CRITICAL	
806-2356	1	K21, T29 Can	T29CAN	CRITICAL	NOSTUFF
806-2347	1	K21, T29 Filter Can	T29FILTERCAN	CRITICAL	
806-2376	1	K78, MDP Can	MDPCAN	CRITICAL	
806-2377	1	K78, MDP Spring	MDPSPRING	CRITICAL	NOSTUFF


DRAM CFG CHART

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2	DIE REV	CFG 3
2GB	0	A	0
4GB	1	B	1

SYMC MASTER:K17 REV SYMC DATE:05/28/2008
PAGE TITLE

BOM Configuration

 Apple Inc.	DRAWING NUMBER 051-8870	SIZE D
	REVISION 3.13.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
	PAGE 5 OF 109	
	SHEET 5 OF 75	

Functional Test Points

J4001: AirPort / BT Connector

Table with 3 columns: FUNC_TEST, TP, and NC. Lists test points for J4001 connector.

J4501: SATA SSD Connector

Table with 3 columns: FUNC_TEST, TP, and NC. Lists test points for J4501 connector.

J4700: LIO Connector

Table with 3 columns: FUNC_TEST, TP, and NC. Lists test points for J4700 connector.

J4800: SD Card Connector

Table with 3 columns: FUNC_TEST, TP, and NC. Lists test points for J4800 connector.

J5100: LPC+SPI Connector

Table with 3 columns: FUNC_TEST, TP, and NC. Lists test points for J5100 connector.

J5600: Fan Connector

Table with 3 columns: FUNC_TEST, TP, and NC. Lists test points for J5600 connector.

J5700: IPD Flex Connector

Table with 3 columns: FUNC_TEST, TP, and NC. Lists test points for J5700 connector.

J6900: DC-In Connector

Table with 3 columns: FUNC_TEST, TP, and NC. Lists test points for J6900 connector.

J6903: Speaker Connector

Table with 3 columns: FUNC_TEST, TP, and NC. Lists test points for J6903 connector.

J6950: Battery Connector

Table with 3 columns: FUNC_TEST, TP, and NC. Lists test points for J6950 connector.

J9000: Internal DP Connector

Table with 3 columns: FUNC_TEST, TP, and NC. Lists test points for J9000 connector.

Misc Voltages & Control Signals

Table with 3 columns: FUNC_TEST, TP, and NC. Lists various control signals and voltages.

J5715: KB BKLT CONNECTOR

Table with 3 columns: FUNC_TEST, TP, and NC. Lists test points for J5715 connector.

NO_TEST Nets

Table with 3 columns: NO_TEST, TP, and NC. Lists various test points that do not require testing.

Table with 3 columns: TP, NC, and MAKE_BASE=TRUE. Lists test points for various components.


Table with 3 columns: TP, NC, and MAKE_BASE=TRUE. Lists test points for various components.

Table with 3 columns: TP, NC, and MAKE_BASE=TRUE. Lists test points for various components.

Table with 3 columns: TP, NC, and MAKE_BASE=TRUE. Lists test points for various components.

Table with 3 columns: TP, NC, and MAKE_BASE=TRUE. Lists test points for various components.

Functional Test / No Test header with Apple logo, drawing number 051-8870, revision 3.13.0, and a notice of proprietary property.



SYNC MASTER=K91 MLB SYNC DATE=05/15/2011

PAGE TITLE

Power Aliases

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0


BRANCH:

PAGE: 8 OF 109


SHEET: 7 OF 75

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I I NOT TO REPRODUCE OR COPY IT
 I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I V ALL RIGHTS RESERVED


Plated Board Slot




CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins

DisplayPort Pogo




USB/SD Card Pogo




DisplayPort PCB Stiffener


(Provides PCB support for small finger above J9400)






Digital Ground




T29 Can Slots




CPU signals




T29 DP Ports




LVDS Aliases




SATA Aliases





Unused PGOOD signal



T29 JTAG



T29 Aliases



SYNC MASTER=K91_MLB SYNC DATE=05/15/2016

PAGE TITLE

Signal Aliases

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: _____

PAGE: 9 OF 109

SHEET: 8 OF 75

D

C

B

A

D

C





B

A

OMIT TABLE CRITICAL

NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.

OMIT TABLE CRITICAL






Intel Doc 438297 Huron River SFF DG rev1.0 section 2.2.1 recommendation.

NOTE: eDP COMPIO and eDP ICOMPO can not be left floating even if internal Graphics is disabled since they are shared with other interfaces.

NOTE: The EDP HPD processor input is a low voltage active low signal. Therefore an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for EDP processor. (refer to latest Processor for DC specifications).

If HPD is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-kohm pull-up resistor on the motherboard. This signal can be left as no-connect if entire eDP interface is disabled.

NOTE: Intel is investigating future processor VREF_DQ generation to replace M1 and M2. This would require routing processor signal balls BE7 and BG7 for Sandy Bridge 2-core to SO-DIMM connectors directly. FETs are needed in order to avoid potential leakage while system is in S3 state.




These can be Placed close to J2500 and Only for debug access


FOR SANDYBRIDGE PROCESSOR

CFG [7] :PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED

CPU DMI/PEG/FDI/RSVD	
Apple Inc.	DRAWING NUMBER: 051-8870
	REVISION: 3.13.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE: 10 OF 109	SHEET: 9 OF 75



PAGE TITLE CPU CLOCK/MISC/JTAG		
	DRAWING NUMBER 051-8870	SIZE D
	REVISION 3.13.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE 11 OF 109		SHEET 10 OF 75



OMIT TABLE
CRITICAL

OMIT TABLE
CRITICAL

U1000
BGA
(3 OF 9)

U1000
BGA
(4 OF 9)

SANDY-BRIDGE
MOBILE-2C-35W


SANDY-BRIDGE
MOBILE-2C-35W

MEMORY CHANNEL A


MEMORY CHANNEL B

SYNC DATE=01/10/2011

CPU DDR3 INTERFACES		DRAWING NUMBER 051-8870	SIZE D
Apple Inc.		REVISION 3.13.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 12 OF 109	SHEET 11 OF 75



SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
CPU POWER			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8870	D
		REVISION	
		3.13.0	
		PAGE	
		13 OF 109	
		SHEET	
		12 OF 75	




PAGE TITLE		CPU GROUNDS	
	DRAWING NUMBER	051-8870	SIZE
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		14 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		13 OF 75	
IV ALL RIGHTS RESERVED			

Processor Load Line : -2.9 mOhms


CPU VCORE DECOUPLING

Intel recommendation (Table 7-1): 16x 2.2uF, 12x 22uF, 3x 330uF




PLACEMENT_NOTE (C1655-C1666):

Place close to U1000 on top side.



PLACEMENT_NOTE (C1667-C1679):

PLACEMENT_NOTE (C1640-C1645):




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF



PLACEMENT_NOTE (C1684-C1697):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):

Place near U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




Note: The smallest 10mOhm available in the library are 0805a

CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

PLACEMENT_NOTE (C1646-C1671):

Place near U1000 on top side



CPU VCCPLL Low pass filter


PAGE TITLE		CPU DECOUPLING-I	
DRAWING NUMBER		051-8870	SIZE D
REVISION		3.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		16 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		14 OF 75	
IV ALL RIGHTS RESERVED			

VAXG DECOUPLING


Graphics Load Line : -3.9 mOhms

Intel recommendation (section 6.3): 18x 1uF(9 no-stuff), 10x 104F(2 no-stuff), 8x 22uF(2 no stuff), 4x 470uF(2 no-stuff)


PLACEMENT_NOTE (C1700-C1710):




PLACEMENT_NOTE (C1711-C1716):



PLACEMENT_NOTE (C1717-C1722):




PLACEMENT_NOTE (C1723-C1724):




CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Section 6.13): 10x 1uF, 8x 10uF, 1x 330uF


PLACEMENT_NOTE (C1738-C1747):



Place close to U1000 on bottom side





Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




CPU VCCSA DECOUPLING

Intel recommendation (Section 6.6): 3x 1uF, 3x 10uF, 1x 330uF

PLACEMENT_NOTE (C1758-C1762):





PAGE TITLE		CPU DECOUPLING-II	
DRAWING NUMBER		051-8870	
REVISION		3.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		17 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		15 OF 75	
IV ALL RIGHTS RESERVED			




		PCH SATA/PCI-E/CLK/LPC/SPI DRAWING NUMBER 051-8870	SIZE D
REVISION 3.13.0		BRANCH	
PAGE 18 OF 109		SHEET 16 OF 75	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED






PAGE TITLE			SYNC MASTER=E21_MER	SYNC DATE=12/13/2015
PCH PCI/FLASHCACHE/USB			DRAWING NUMBER	051-8870
Apple Inc.			REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:			BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE	20 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET	18 OF 75
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



PCH MISC		DRAWING NUMBER	SIZE
Apple Inc.		051-8870	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	PAGE
		3.13.0	21 OF 109
		BRANCH	SHEET
			19 OF 75



SYNC MASTER=ETS_MER SYNC DATE=01/10/2011

PAGE TITLE: PCH GROUNDS

Apple Inc.

DRAWING NUMBER: 051-8870

REVISION: 3.13.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: 23 OF 109

SHEET: 21 OF 75

PROCESSOR MICRO2-XDP CONNECTOR


NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug




Even pins should be facing edge of the board

PCH MICRO2-XDP CONNECTOR


NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug



Even pins should be facing edge of the board



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
CPU & PCH XDP			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8870	D
		REVISION	
		3.13.0	
		BRANCH	
		PAGE	
		25 OF 109	
		SHEET	
		23 OF 75	



BOM GROUP		BOM OPTIONS	
HUB1_ALLREM		HUB1_NONREM1_0, HUB1_NONREM0_0	
HUB1_1NONREM		HUB1_NONREM1_0, HUB1_NONREM0_1	
HUB1_2NONREM		HUB1_NONREM1_1, HUB1_NONREM0_0	
HUB1_3NONREM		HUB1_NONREM1_1, HUB1_NONREM0_1	
HUB2_ALLREM		HUB2_NONREM1_0, HUB2_NONREM0_0	
HUB2_1NONREM		HUB2_NONREM1_0, HUB2_NONREM0_1	
HUB2_2NONREM		HUB2_NONREM1_1, HUB2_NONREM0_0	
HUB2_3NONREM		HUB2_NONREM1_1, HUB2_NONREM0_1	

NON REM1	NON REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE					
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880720	2	SMSC USB2514	U2600, U2650	CRITICAL	USBHUB_2514
33880824	2	SMSC USB2514B	U2600, U2650	CRITICAL	USBHUB_2514B
33880923	2	SMSC USB2513B	U2600, U2650	CRITICAL	USBHUB_2513B

SYNC MASTER=K21 MLB SYNC DATE=12/13/2010

PAGE TITLE

USB HUBS

Apple Inc.

DRAWING NUMBER	051-8870	SIZE	D
REVISION	3.13.0		
BRANCH			
PAGE	26 OF 109		
SHEET	24 OF 75		

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1			
2	0	0	0	1	1		0	0
3	0	0	0	1	X		0	0
S3	4	0	0	1	X		0	1
to	5	0	1	1	0 (*)		1	1
6	0	1	1	1	1		1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PMEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNCH MASTER=K11_MBR SYNCH DATE=12/13/2016

CPU Memory S3 Support

Apple Inc.


DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


BRANCH: 28 OF 109

SHEET: 26 OF 75




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K78 MLB		SYNC DATE=12/07/2010	
PAGE TITLE			
DDR3 DRAM CHANNEL A (0-31)			
		DRAWING NUMBER	SIZE
		051-8870	D
		REVISION	
		3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	29 OF 109
		SHEET	27 OF 75




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K78 MLB		SYNC DATE=12/07/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL A (32-63)			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		30 OF 109	
SHEET		28 OF 75	




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K78 MLB		SYNC DATE=12/07/2010	
PAGE TITLE			
DDR3 DRAM CHANNEL B (0-31)			
Apple Inc.	DRAWING NUMBER	051-8870	SIZE
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	31 OF 109
		SHEET	29 OF 75



A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYMC MASTER-ETS MEM		SYMC DATE=12/07/2010	
PAGE TITLE			
DDR3 DRAM CHANNEL B (32-63)			
 Apple Inc.	DRAWING NUMBER	051-8870	SIZE
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	32 OF 109
		SHEET	30 OF 75



NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

Required zero ohm resistors when no VREF margining circuitry is stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3303		VREFMGRN_NOT
11680004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3309		VREFMGRN_NOT

Page Notes

Power aliases required by this page:
 - PP3V3_S3_VREFMGRN
 - PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - I2C_VREFDACS_SCL
 - I2C_VREFDACS_SDA
 - I2C_PCA9557D_SCL
 - I2C_PCA9557D_SDA


BOM options provided by this page:
 VREFMGRN - Stuffs VREF Margining Circuitry.
 VREFMGRN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output


SYNCH MASTER/SLAVE: MEM
 SYNC DATE: 01/10/2015

Apple Inc.
 DRAWING NUMBER: 051-8870
 REVISION: 3.13.0
 SHEET: 33 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED



SYNC MASTER=K78 MLB		SYNC DATE=12/16/2011	
PAGE TITLE			
DDR3 DRAM Channel B (32-63)			SIZE
Apple Inc.			051-8870 D
REVISION			3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE			34 OF 109
SHEET			32 OF 75




PDMOD: POWER DOWN MODES
 NC = DISABLE (DEFAULT)
 10K LOW = POWER SAVING MODE ENABLE
 10K HIGH = REMOTE WAKE UP ENABLE

R3505 is for rail discharge. GL822 may cycle PMOS to recover from card error. Off duration is 100ms and card voltage must be less than 0.5V for at least 1ms per spec.

Keep this net short!
 Max Current = 800 mA

516-0237

SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE			
SecureDigital Card Reader			
		DRAWING NUMBER	SIZE
		051-8870	D
		REVISION	
		3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		35 OF 109	
		SHEET	
		33 OF 75	



Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
T29 Host (2 of 2)			
		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 109
		SHEET	35 OF 75


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_T29BST (8-13V Boost Input)
 - =PP18V_T29_REG (18V Boost Output)
 - =PP3V3_T29_F3V3T29FET (3.3V FET Input)
 - =PP3V3_T29_FET (3.3V FET Output)
 - =PP3V3_S0_T29PWRCTL
 - =PP1V05_T29_P1V05T29FET (1.05V FET Input)
 - =PP1V05_T29_FET (1.05V FET Output)


Signal aliases required by this page:
 - =T29_CLKREQ_L
 - =T29_RESET_L


BOM options provided by this page:
 T29BST:Y - Stuffs 18V boost circuitry.


T29 18V Boost Regulator




SYNC MASTER=K78_MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
T29 Power Support			
		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 109
		SHEET	36 OF 75




SYNC MASTER=K21.MLB		SYNC DATE=12/13/2010	
X21 WIRELESS CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	37 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K78_MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
SATA CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 109
		SHEET	38 OF 75
		SIZE	D

USB Port Power Switch




Current limit (R4600): 2.3A max

Right USB Port A




We can add protection to 5V if we want, but leaving NC for now
Place L4605 at connector pin

USB/SMC Debug Mux






SYMC MASTER=K11_MCB		SYMC DATE=12/15/2016	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 109
		SHEET	39 OF 75



(Right Speaker Enable)

SYNC MASTER=K21.MLB		SYNC DATE=11/09/2010	
PAGE TITLE Left I/O (LIO) Connector			
DRAWING NUMBER 051-8870		SIZE D	
REVISION 3.13.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 47 OF 109		SHEET 40 OF 75	


NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
051-8870		051-8870	D
3.13.0		REVISION	
49 OF 109		PAGE	
41 OF 75		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


SMC Reset "Button", Supervisor & AVREF Supply



Debug Power "Buttons"







SMC Crystal Circuit




41	_SMC_FAN_2_CTL	==	NC_SMC_FAN_2_CTL
41	_SMC_FAN_2_TACH	==	NC_SMC_FAN_2_TACH
41	_SMC_FAN_3_CTL	==	NC_SMC_FAN_3_CTL
41	_SMC_FAN_3_TACH	==	NC_SMC_FAN_3_TACH
53	_CHGR_ACOK	==	SMC_BC_ACOK
41	_SMC_SMS_INT	==	SMC_INT_L
41	_SMC_ADC0	==	SMC_CPU_VSENSE
41	_SMC_ADC1	==	SMC_CPU_ISENSE
41	_SMC_ADC2	==	SMC_DCIN_VSENSE
41	_SMC_ADC3	==	SMC_DCIN_ISENSE
41	_SMC_ADC4	==	SMC_GFX_VSENSE
41	_SMC_ADC5	==	SMC_GFX_ISENSE
41	_SMC_ADC6	==	SMC_1V5S3_ISENSE
41	_SMC_ADC7	==	SMC_CPUVCCIO_ISENSE
41	_SMC_ADC8	==	SMC_LCDBKLT_ISENSE
41	_SMC_ADC9	==	SMC_WLAN_ISENSE
41	_SMC_ADC10	==	SMC_HDD_ISENSE
41	_SMC_ADC11	==	SMC_PBUS_VSENSE
41	_SMC_ADC12	==	SMC_BMON_ISENSE
41	_SMC_ADC13	==	TP_SMC_ADC13
41	_SMC_ADC15	==	TP_SMC_ADC15
41	_SMC_P10	==	TP_SMC_P10
41	_SMC_P20	==	TP_SMC_P20
41	_SMC_P24	==	TP_SMC_P24
41	_SMC_P26	==	SMC_BMON_MUX_SEL
41	_SMC_P43	==	TP_SMC_P43
41	_SMC_P45	==	TP_SMC_P45
41	_SMC_RSTGATE_L	==	TP_SMC_RSTGATE_L

PROCHOT Level Shifting to 3V3



41	MEM_EVENT_L	R5075	10K	1	5%	1/20W	HF	201
49	42	41	4	4	4	4	4	4
41	_SMC_ONOFF_L	R5070	10K	1	5%	1/20W	HF	201
41	_G3_POWERON_L	R5072	10K	1	5%	1/20W	HF	201
41	_SMC_LID	R5071	100K	1	5%	1/20W	HF	201
43	41	40	6	4	4	4	4	4
41	_SMC_TX_L	R5073	10K	1	5%	1/20W	HF	201
43	41	39	6	4	4	4	4	4
41	_SMC_RX_L	R5074	100K	1	5%	1/20W	HF	201
43	41	6	4	4	4	4	4	4
41	_SMC_TMS	R5077	10K	1	5%	1/20W	HF	201
43	41	6	4	4	4	4	4	4
41	_SMC_TDO	R5078	10K	1	5%	1/20W	HF	201
43	41	6	4	4	4	4	4	4
41	_SMC_TDI	R5079	10K	1	5%	1/20W	HF	201
43	41	6	4	4	4	4	4	4
41	_SMC_TCK	R5080	10K	1	5%	1/20W	HF	201
41	_SMC_BIL_BUTTON_L	R5081	10K	1	5%	1/20W	HF	201
42	41	40	6	4	4	4	4	4
41	_SMC_BC_ACOK	R5087	470K	1	5%	1/20W	HF	201
42	41	40	6	4	4	4	4	4
41	_SMS_INT_L	R5093	10K	1	5%	1/20W	HF	201
42	41	41	6	4	4	4	4	4
41	_SMC_PA0_PU	R5091	100K	1	NOSTUFF			
41	_SMC_RUNTIME_SCT_L	R5094	100K	1	5%	1/20W	HF	201
62	41	17	4	4	4	4	4	4
41	_SMC_ADAPTER_EN	R5085	10K	1	5%	1/20W	HF	201
41	_SMC_CASE_OPEN	R5086	10K	1	5%	1/20W	HF	201
41	_SMC_PB4	R5088	10K	1	5%	1/20W	HF	201
62	41	41	6	4	4	4	4	4
41	_SMC_S4_WAKESRC_EN	R5090	100K	1	5%	1/20W	HF	201

BATLOW# Isolation



Below connections are different from K91

42	41	_SMC_PA0_PU	==	HISIDE_ISENSE_OC	46				
41	41	_SMC_FAN_1_CTL	==	NC_SMC_FAN_1_CTL	46				
41	41	_SMC_FAN_1_TACH	==	NC_SMC_FAN_1_TACH	46				
41	41	_SMC_ADC14	==	SMC_HS_COMPUTING_ISENSE	46				
41	41	_SMC_GFX_THROTTLE_L	==	TP_SMC_GFX_THROTTLE_L	46				
41	41	_SMC_GFX_OVERTEMP_L	R5095	10K	1	5%	1/20W	HF	201

SYNC MASTER=K78 MLB SYNC DATE=01/10/2011

SMC Support

Apple Inc.

DRAWING NUMBER: 051-8870
 REVISION: 3.13.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 50 OF 109
 SHEET: 42 OF 75

D

D


LPC+SPI Connector



C

C

SPI Bus Series Termination




B

B

A

A

SYNC MASTER=K78_MLB		SYNC DATE=01/10/2011	
PAGE TITLE LPC+SPI Debug Connector			
DRAWING NUMBER 051-8870		SIZE D	
REVISION 3.13.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 51 OF 109		SHEET 43 OF 75	



SYMC MASTER:K78 MCB SYMC DATE:01/10/2013

PAGE TITLE

SMBus Connections

Apple Inc.


DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH: PAGE: 52 OF 109 SHEET: 44 OF 75


PBUS Voltage Sense Enable & Filter




CPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




GFX/IG VCore Load Side Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU 1.05V VCCIO Current Sense / Filter



GFX/IG Vcore Voltage Sense / Filter




SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
Voltage & Load Side Current Sensing			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYMC MASTER=K75 MBR		SYMC DATE=01/16/2011	
PAGE TITLE			
High Side Current Sensing		DRAWING NUMBER	SIZE
Apple Inc.		051-8870	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.13.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	54 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	46 OF 75
IV ALL RIGHTS RESERVED			


<p>INA (Engineering) Solution</p> <p>Gain: 50x</p> <p>Scale: 2A / V</p> <p>Max Vout: 3.3V at 6.6A</p> <p>EDP Current: 10A</p>	<p>Charger BMON (Production) Solution</p> <p>ISL6259 Gain: 36x</p> <p>Scale: 2.78A / V</p> <p>Max Vout: 3.3V at 9.167A</p> <p>EDP Current: 310A</p>
---	---

FAN CONNECTOR




SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
Fan			
		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 109
		SHEET	48 OF 75
		SIZE	D

IPD Flex Connector




Keyboard Backlight Driver & Detection



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
13880704	2	CAP, CER, 0.22UF, 10V, 50V, X5R, 0603	C5755, C5756		KB_BL

SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
IPD / KBD Backlight			SIZE
Apple Inc.			051-8870 D
REVISION			3.13.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			PAGE
PAGE			57 OF 109
SHEET			49 OF 75




SYNC MASTER=K78_MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
SPI ROM			
		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 109
		SHEET	50 OF 75
		SIZE	D

8 7 6 5 4 3 2 1

SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ
GAIN 6DB



D
C
B
A

D
C
B
A



8 7 6 5 4 3 2 1

SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
DRAWING NUMBER		SIZE	
051-8870		D	
REVISION		PAGE	
3.13.0		62 OF 109	
BRANCH		SHEET	
		51 OF 75	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




Apple Inc.

MLB to LIO Power Cable Connector




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator




Debug LEDs


(For development only)




Right Speaker Connector



K16-Specific Battery Connector




DC-In & Battery Connectors		DRAWING NUMBER	051-8870	SIZE	D
Apple Inc.		REVISION	3.13.0		
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH			
II NOT TO REPRODUCE OR COPY IT		PAGE	69	OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	52	OF 75	
IV ALL RIGHTS RESERVED					





VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V

$OCP = R7141 \times 8.5\mu A / R7140$
 $OCP = 8.5A$

SYNC MASTER=K78_MLB		SYNC DATE=01/16/2011	
System Agent Supply			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	71 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	54 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K78 MLB		SYNC DATE=01/16/2011	
PAGE TITLE			
5V / 3.3V Power Supply			
 Apple Inc.	DRAWING NUMBER	051-8870	SIZE D
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	72 OF 109		SHEET
	55 OF 75		




Vout = 1.5V
 14.1A max output
 (Q7335 limit)
 f = 400 kHz

DRAWING NUMBER		051-8870		SIZE	D
REVISION		3.13.0		BRANCH	
PAGE		73 OF 109		SHEET	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED		56 OF 75	




CPU IMVP7 & AXG VCore Regulator	
Apple Inc.	DRAWING NUMBER: 051-8870
REVISION: 3.13.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	BRANCH:
II NOT TO REPRODUCE OR COPY IT	PAGE: 74 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	SHEET: 57 OF 75
IV ALL RIGHTS RESERVED	

CPU=Sandy Bridge ULV, AXG=GT2




CPU INVP7 & AXG VCore Output		DRAWING NUMBER	SIZE
Apple Inc.		051-8870	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
		3.13.0	75 OF 109
		PAGE	58 OF 75

CPU VCCIO (1.05V S0) Regulator




CPU VCCIO (1.05V) Power Supply		DRAWING NUMBER	SIZE
Apple Inc.		051-8870	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		3.13.0	
		PAGE	SHEET
		76 OF 109	59 OF 75

1.8V S0 Regulator




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.5V S0 LDO




1.05V S0 LDO



SYNC MASTER=K78_MLB		SYNC DATE=01/16/2011	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.	DRAWING NUMBER	051-8870	SIZE
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	77 OF 109		SHEET
	60 OF 75		




3.3V S0 FET




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3.2 A (EDP)

3.3V SUS FET




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

3.3V S3 FET




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	31 mOhm @1.8V
LOADING	1.608 A (EDP)

5V SUS FET




MOSFET	SiA427
CHANNEL	P-TYPE 12V/8V
RDS(ON)	29 mOhm @4.5V
LOADING	100? mA (EDP)

1.5V S3/S0 FET



MOSFET	PQFN2X2
CHANNEL	N-TYPE
RDS(ON)	9.4 mOhm @4.5V
LOADING	5 A (EDP)

5.0V S0 FET




MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	18 MOHM @4.5V
LOADING	1.678 A (EDP)

SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
Power FETs			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	78 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


S5 Rail Enables & PGOOD

=PP3V42_G3H_PWRCTL Internal pull-ups 100K +/- 20%




State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0


3.3V, 5V S3 ENABLE




3.3V S4 ENABLE




S0 ENABLE




CPUVCORE ENABLE



3.3V/5.0V Sus ENABLE




S0 Rail PGOOD (BJT Version)




Worst-Case Thresholds:
 Q2: 0.XXXV
 Q3: 0.640V
 3.3V w/Divider: 2.345V
 Q4: 0.660V

3.3V SUS Detect




WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




S0 Rail PGOOD Circuitry (ISL Version in development)

Thresholds:
 VDD: 2.734V-3.010V
 V2MON: 2.815V-3.099V
 V3MON: 0.572V-0.630V
 V4MON: 0.572V-0.630V




DP S4 Power Enable



PSOC USB Power Enable



SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
Power Control 1/ENABLE			
Apple Inc.		DRAWING NUMBER	051-8870
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.13.0
		PAGE	79 OF 109
		SHEET	62 OF 75




LCD Connector
Internal DP Connector: 518S0787

CRITICAL
J9000
CABLINE-CA
F-RT-SM

LED Backlight I/F
↑
DisplayPort I/F
↓

SYNC MASTER=K78 MLB		SYNC DATE=02/10/2011	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 109
		SHEET	63 OF 75



T29 signals are P/N-swapped after AC caps to improve layout.

IC supports input high while Vcc = 0V.

PS8301 has internal -150K pull-down on PD pin. Okay to drive this pin even when VCC=0V per Parade (pin is 5V-tolerant).

Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100-ohm pull-downs would defeat DP Sink's detection of DP Source.

PS8301 I2C Addresses:
 A1 A0 Addr (W/R)
 0 0 0x96/0x97
 0 1 0xB6/0xB7
 1 0 0x94/0x95
 1 1 0xB4/0xB5
 Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.



R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

SYNC MASTER=K21 MLB		SYNC DATE=12/13/2016	
PAGE TITLE		DRAWING NUMBER	
		051-8870	
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	
93 OF 109		SHEET	
64 OF 75			

3.3V/HV Power MUX

Port A 3.3V Power Switch

Port A HV Power Switch



IFLT = 200k / RFLT = 885mA
 ILIM = 201k / RLIM = 935mA
 TFLT = CCT * 38900
 TSD = CCT * 100000

Bleeder Resistor
 2.5V / 249 ohm = 10mA
 P = -27mW


ZXRE060A REF range: 0.595-0.605V (0.600V nominal)
 Circuit threshold range: 3.363-3.439V (3.395V nominal)

Note: Bleeder active when DPAPWSW_HV_DET is HIGH and T29_A_HV_EN is LOW.

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
 Sink HPD range:
 High: 2.0 - 5.0V
 Low: 0 - 0.8V

SYNC MASTER=K78 MLB		SYNC DATE=12/07/2011	
DisplayPort/T29 A Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8870	D
		REVISION	
		3.13.0	
		PAGE	
		94 OF 109	
		SHEET	
		65 OF 75	

PPBUS SW LCDBKLT FET	
MOSFET	FDC638APE
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EFP)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, 0H	R9717, R9718, R9719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, 0H	R9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K78 MLB SYNC DATE=01/16/2011

LCD Backlight Driver

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 97 OF 109
 SHEET: 66 OF 75

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_XDP_BPM	TOP,BOTTOM	100 MIL	100 MIL	100 MIL	100 MIL	=STANDARD	=STANDARD
CPU_XDP_BPM	*	=CPU_50S	=CPU_50S	=CPU_50S	=CPU_50S	=CPU_50S	=CPU_50S

NOTE: CPU_XDP_BPM physical constraint is to prevent routing on outer layers.
 NOTE: 7 mil gap is for VCCsense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_BML	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	=2x1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

Most CPU signals with impedance requirements are 50-ohm single-ended.
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SET_TYPE	SPACING
DMI_S2N	PCIE_85D	PCIE	DMI_S2N_P<3:0>
DMI_S2N	PCIE_85D	PCIE	DMI_S2N_N<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI_N2S_P<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI_N2S_N<3:0>
FDI_DATA	PCIE_85D	PCIE	FDI_DATA_P<7:0>
FDI_DATA	PCIE_85D	PCIE	FDI_DATA_N<7:0>
FDI_DATA	CPU_50S	CPU_AGTL	FDI_FSYNC<1..0>
FDI_DATA	CPU_50S	CPU_AGTL	FDI_LSYNC<1..0>
CPU_50S	CPU_50S	CPU_AGTL	FDI_INT
CPU_50S	CPU_50S	PCIE	CPU_PECI
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM_MEM_PWRGD
CPU_50S	CPU_50S	CPU_ITP	XDP_DBRESET_L
CPU_50S	CPU_50S	CPU_ITP	XDP_CPU_PRDY_L
CPU_50S	CPU_50S	CPU_ITP	XDP_CPU_PREQ_L
CPU_50S	CPU_50S	CPU_AGTL	PM_EXT_TS_L<0>
CPU_50S	CPU_50S	CPU_AGTL	PM_EXT_TS_L<1>
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>
CPU_50S	CPU_50S	CPU_ITP	CPU_CFG<11..0>
CPU_50S	CPU_50S	CPU_AGTL	CPU_CATERR_L
CPU_50S	CPU_50S	CPU_AGTL	CPU_VCCIO_SEL
CPU_50S	CPU_50S	CPU_AGTL	CPU_PROCHOT_L
CPU_50S	CPU_50S	CPU_AGTL	CPU_PWRGD
PM_THRMTRIP_L	CPU_50S	CPU_BMIT	PM_THRMTRIP_L
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_P
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_N
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL_REF_CLKP
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL_REF_CLKN
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_P
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_N
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N
CPU_27P4S	CPU_COMP	CPU_COMP	EDP_COMP
CPU_27P4S	CPU_COMP	CPU_COMP	CPU_PEG_COMP
XDP_TDI	CPU_50S	CPU_ITP	XDP_CPU_TDI
XDP_TDO	CPU_50S	CPU_ITP	XDP_CPU_TDO
XDP_TMS	CPU_50S	CPU_ITP	XDP_CPU_TMS
XDP_TCK	CPU_50S	CPU_ITP	XDP_CPU_TCK
XDP_TRST_L	CPU_50S	CPU_ITP	XDP_CPU_TRST_L
XDP_BPM_L	CPU_XDP_BPM	CPU_ITP	XDP_BPM_L<7..0>
XDP_BPM_R_L	CPU_50S	CPU_ITP	CPU_CFG<15..12>
(ESB_CUREST_L)	CPU_50S	CPU_ITP	XDP_CPURST_L
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_P
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_N
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N
CPU_SVIDALERT_L	CPU_50S	CPU_COMP	CPU_VIDALERT_L
CPU_SVIDSCLK	CPU_50S	CPU_COMP	CPU_VIDSCLK
CPU_SVIDSOUT	CPU_50S	CPU_COMP	CPU_VIDSOUT
PCIE_85D	PCIE	PCIE	PEG_R2D_P<15..0>
PCIE_85D	PCIE	PCIE	PEG_R2D_N<15..0>
PCIE_85D	PCIE	PCIE	PEG_R2D_C_P<15..0>
PCIE_85D	PCIE	PCIE	PEG_R2D_C_N<15..0>
PCIE_85D	PCIE	PCIE	PEG_D2R_P<15..0>
PCIE_85D	PCIE	PCIE	PEG_D2R_N<15..0>
PCIE_85D	PCIE	PCIE	PEG_D2R_C_P<15..0>
PCIE_85D	PCIE	PCIE	PEG_D2R_C_N<15..0>

CPU_VCCSA_VID<0>
 CPU_VCCSA_VID<1>

SYNCH MASTER=K1 CONSTRAINTS SYNCH DATE=06/06/2011
 PAGE TITLE CPU Constraints

	DRAWING NUMBER	051-8870	SIZE	D
	REVISION	3.13.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		100 OF 109		
II NOT TO REPRODUCE OR COPY IT		SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		67 OF 75		
IV ALL RIGHTS RESERVED				

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_378	*	=37_OHM_RE	=37_OHM_RE	=37_OHM_RE	=37_OHM_RE	=STANDARD	=STANDARD
MEM_408	*	=40_OHM_RE	=40_OHM_RE	=40_OHM_RE	=40_OHM_RE	=STANDARD	=STANDARD
MEM_558	*	=55_OHM_RE	=55_OHM_RE	=55_OHM_RE	=55_OHM_RE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_508	TOP_BOTTOM	Y	=50_OHM_RE	=50_OHM_RE	=50_OHM_RE	=STANDARD	=STANDARD
MEM_85D	TOP_BOTTOM	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
MEM_508	18L3,18L4,18L9,18L10	Y	=50_OHM_RE	=50_OHM_RE	=50_OHM_RE	=STANDARD	=STANDARD
MEM_85D	18L3,18L4,18L9,18L10	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2CLK	*	0.6 MM	7
MEM_CTRL2CTRL	*	0.2 MM	7
MEM_CMD2CTRL	*	0.2 MM	7
MEM_CMD2CMD	*	0.2 MM	7
MEM_DATA2DATA	*	0.14 MM	7
MEM_DQS2DQS	*	0.4 MM	7
MEM_MEM2OTHERMEM	*	0.4 MM	7
MEM_ZPWR	*	=PWR_P2MM	7
MEM_ZGND	*	=GND_P2MM	7
MEM_ZOTHER	*	0.6 MM	7

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_PWR	*	MEM_ZPWR
MEM_CTRL	MEM_PWR	*	MEM_ZPWR
MEM_CMD	MEM_PWR	*	MEM_ZPWR
MEM_DATA	MEM_PWR	*	MEM_ZPWR
MEM_DQS	MEM_PWR	*	MEM_ZPWR

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	MEM_ZGND
MEM_CTRL	GND	*	MEM_ZGND
MEM_CMD	GND	*	MEM_ZGND
MEM_DATA	GND	*	MEM_ZGND
MEM_DQS	GND	*	MEM_ZGND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_CLK	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_DQS	*	MEM_MEM2OTHERMEM
MEM_CMD	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CMD	MEM_DQS	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CMD2CTRL
MEM_CTRL	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_DQS	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_DQS	*	MEM_DQS2DQS

Need to support MEM_*-style wildcards!

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow rPGA guidelines per Huron River SFF DG rev1.0 (#438297).
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
 DQ to DQS matching per byte lane should be within 0.127mm.
 DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm].
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm.
 CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs.
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm.
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
 Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from processor ball to SODIMM pad is 88.9mm.
 SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	PROPERTY	VALUE
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_CLK	MEM_A_CLK P<5..0>	8 11 27 28 32
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_CLK	MEM_A_CLK N<5..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM_CTRL	MEM_A_CKE<3..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM_CTRL	MEM_A_CS L<3..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM_CTRL	MEM_A_ODT<3..0>	8 11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_CMD	MEM_A_A<15..0>	8 11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_CMD	MEM_A_BA<2..0>	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_CMD	MEM_A_RAS L	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_CMD	MEM_A_CAS L	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_CMD	MEM_A_WE L	11 27 28 32
MEM_A_DO_BYTE0	MEM_50S	MEM_DATA	MEM_DATA	MEM_A_DO<7..0>	11 27
MEM_A_DO_BYTE1	MEM_50S	MEM_DATA	MEM_DATA	MEM_A_DO<15..8>	11 27
MEM_A_DO_BYTE2	MEM_50S	MEM_DATA	MEM_DATA	MEM_A_DO<23..16>	11 27
MEM_A_DO_BYTE3	MEM_50S	MEM_DATA	MEM_DATA	MEM_A_DO<31..24>	11 27
MEM_A_DO_BYTE4	MEM_50S	MEM_DATA	MEM_DATA	MEM_A_DO<39..32>	11 28
MEM_A_DO_BYTE5	MEM_50S	MEM_DATA	MEM_DATA	MEM_A_DO<47..40>	11 28
MEM_A_DO_BYTE6	MEM_50S	MEM_DATA	MEM_DATA	MEM_A_DO<55..48>	11 28
MEM_A_DO_BYTE7	MEM_50S	MEM_DATA	MEM_DATA	MEM_A_DO<63..56>	11 28
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS P<0>	11 27
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS N<0>	11 27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS P<1>	11 27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS N<1>	11 27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS P<2>	11 27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS N<2>	11 27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS P<3>	11 27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS N<3>	11 27
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS P<4>	11 28
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS N<4>	11 28
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS P<5>	11 28
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS N<5>	11 28
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS P<6>	11 28
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS N<6>	11 28
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS P<7>	11 28
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_DQS	MEM_A_DQS N<7>	11 28
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_CLK	MEM_B_CLK P<5..0>	8 11 29 30 32
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_CLK	MEM_B_CLK N<5..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM_CTRL	MEM_B_CKE<3..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM_CTRL	MEM_B_CS L<3..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM_CTRL	MEM_B_ODT<3..0>	8 11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_CMD	MEM_B_A<15..0>	8 11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_CMD	MEM_B_BA<2..0>	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_CMD	MEM_B_RAS L	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_CMD	MEM_B_CAS L	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_CMD	MEM_B_WE L	11 29 30 32
MEM_B_DO_BYTE0	MEM_50S	MEM_DATA	MEM_DATA	MEM_B_DO<7..0>	11 29
MEM_B_DO_BYTE1	MEM_50S	MEM_DATA	MEM_DATA	MEM_B_DO<15..8>	11 29
MEM_B_DO_BYTE2	MEM_50S	MEM_DATA	MEM_DATA	MEM_B_DO<23..16>	11 29
MEM_B_DO_BYTE3	MEM_50S	MEM_DATA	MEM_DATA	MEM_B_DO<31..24>	11 29
MEM_B_DO_BYTE4	MEM_50S	MEM_DATA	MEM_DATA	MEM_B_DO<39..32>	11 30
MEM_B_DO_BYTE5	MEM_50S	MEM_DATA	MEM_DATA	MEM_B_DO<47..40>	11 30
MEM_B_DO_BYTE6	MEM_50S	MEM_DATA	MEM_DATA	MEM_B_DO<55..48>	11 30
MEM_B_DO_BYTE7	MEM_50S	MEM_DATA	MEM_DATA	MEM_B_DO<63..56>	11 30
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS P<0>	11 29
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS N<0>	11 29
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS P<1>	11 29
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS N<1>	11 29
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS P<2>	11 29
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS N<2>	11 29
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS P<3>	11 29
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS N<3>	11 29
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS P<4>	11 30
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS N<4>	11 30
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS P<5>	11 30
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS N<5>	11 30
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS P<6>	11 30
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS N<6>	11 30
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS P<7>	11 30
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_DQS	MEM_B_DQS N<7>	11 30
		MEM_PWR		PP1V5_S3RS0	7
		MEM_PWR		PP1V5_S3	7
		MEM_PWR		PP0V75_S3_MEM_VREFCA_A	27 28 29 30 31
		MEM_PWR		PP0V75_S3_MEM_VREFDO_A	9 27 28 29 30 31

SYNCH MASTER#1) CONSTRAINTS SYNCH DATE#04/06/2011
 PAGE TITLE
Memory Constraints
 DRAWING NUMBER: 051-8870 SIZE: D
 REVISION: 3.13.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH: 101 OF 109
 SHEET: 68 OF 75

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?	SATA	TOP,BOTTOM	=3x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCB_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibox Peak M (DG-398905-398905_v1.5), Section 3.8

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_ML	DP_85D	DISPLAYPORT	DP_IG_ML_P<3..0>	8
DP_ML	DP_85D	DISPLAYPORT	DP_IG_ML_N<3..0>	8
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_P	8
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_N	8
LVDS_IG_A_CLK	LVDS_90D	LVDS	LVDS_IG_A_CLK_P	8
LVDS_IG_A_CLK	LVDS_90D	LVDS	LVDS_IG_A_CLK_N	8
LVDS_IG_A_DATA	LVDS_90D	LVDS	LVDS_IG_A_DATA_P<2..0>	8
LVDS_IG_A_DATA	LVDS_90D	LVDS	LVDS_IG_A_DATA_N<2..0>	8
	LVDS_90D	LVDS	LVDS_IG_A_DATA_P<3>	8
	LVDS_90D	LVDS	LVDS_IG_A_DATA_N<3>	8
	LVDS_90D	LVDS	LVDS_IG_B_DATA_P<3..0>	8
	LVDS_90D	LVDS	LVDS_IG_B_DATA_N<3..0>	8
	LVDS_90D	LVDS	LVDS_IG_B_CLK_P	8
	LVDS_90D	LVDS	LVDS_IG_B_CLK_N	8
	SATA_90D	SATA	SATA_HDD_R2D_C_P	16 38
	SATA_90D	SATA	SATA_HDD_R2D_C_N	16 38
	SATA_90D	SATA	SATA_HDD_R2D_P	6 38
	SATA_90D	SATA	SATA_HDD_R2D_N	6 38
	SATA_90D	SATA	SATA_HDD_D2R_P	16 38
	SATA_90D	SATA	SATA_HDD_D2R_N	16 38
	SATA_90D	SATA	SATA_HDD_D2R_C_P	6 38
	SATA_90D	SATA	SATA_HDD_D2R_C_N	6 38
	SATA_90D	SATA	SATA_ODD_R2D_C_P	8 16
	SATA_90D	SATA	SATA_ODD_R2D_C_N	8 16
	SATA_90D	SATA	SATA_ODD_R2D_P	8 16
	SATA_90D	SATA	SATA_ODD_R2D_N	8 16
	SATA_90D	SATA	SATA_ODD_D2R_P	8 16
	SATA_90D	SATA	SATA_ODD_D2R_N	8 16
	SATA_90D	SATA	SATA_HDD_R2D_RC_P	8 16
	SATA_90D	SATA	SATA_HDD_R2D_RC_N	8 16
	SATA_90D	SATA	SATA_HDD_D2R_RC_P	8 16
	SATA_90D	SATA	SATA_HDD_D2R_RC_N	8 16
PCH_SATA_ICOMP		SATA_ICOMP	PCH_SATAICOMP	16
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_P	18 24
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_N	18 24
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_P	18 24
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_N	18 24
USB_EXTA	USB_85D	USB	USB_EXTA_P	24 39
USB_EXTA	USB_85D	USB	USB_EXTA_N	24 39
USB_EXTB	USB_85D	USB	USB_EXTB_P	24 39
USB_EXTB	USB_85D	USB	USB_EXTB_N	24 39
USB_EXTC	USB_85D	USB	USB_EXTC_P	24 39
USB_EXTC	USB_85D	USB	USB_EXTC_N	24 39
USB_EXTD	USB_85D	USB	USB_EXTD_P	6 24 40
USB_EXTD	USB_85D	USB	USB_EXTD_N	6 24 40
USB_EXTD	USB_85D	USB	USB_T29A_P	8 24
USB_EXTD	USB_85D	USB	USB_T29A_N	8 24
USB_EXTD	USB_85D	USB	T29_A_RSVD_P	8 64
USB_EXTD	USB_85D	USB	T29_A_RSVD_N	8 64
USB_CAMERA	USB_85D	USB	USB_CAMERA_P	6 18 40
USB_CAMERA	USB_85D	USB	USB_CAMERA_N	6 18 40
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_P	6 18 40
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_N	6 18 40
USB_BT	USB_85D	USB	USB_BT_P	6 24 37
USB_BT	USB_85D	USB	USB_BT_N	6 24 37
USB_TPAD	USB_85D	USB	USB_TPAD_P	49
USB_TPAD	USB_85D	USB	USB_TPAD_N	49
USB_IR	USB_85D	USB	USB_IR_P	49
USB_IR	USB_85D	USB	USB_IR_N	49
USB_SDCARD	USB_85D	USB	USB_SDCARD_P	24 33
USB_SDCARD	USB_85D	USB	USB_SDCARD_N	24 33
USB_BRCRYPT	USB_85D	USB	USB_BRCRYPT_P	24 33
USB_BRCRYPT	USB_85D	USB	USB_BRCRYPT_N	24 33
PCH_USB_BIAS	PCH_USB_BIAS		PCH_USB_BIAS	18
PCH_DIFCLK_UNUSED	CLK_PCFE_90D	CLK_PCFE	PCIE_CLK100M_PCH_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCFE_90D	CLK_PCFE	PCIE_CLK100M_PCH_N	16 25
PCH_DIFCLK_UNUSED	CLK_PCFE_90D	CLK_PCFE	FSB_CLK133M_PCH_P	8
PCH_DIFCLK_UNUSED	CLK_PCFE_90D	CLK_PCFE	FSB_CLK133M_PCH_N	8
PCH_DIFCLK_UNUSED	CLK_PCFE_90D	CLK_PCFE	PCH_CLK96M_DOT_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCFE_90D	CLK_PCFE	PCH_CLK96M_DOT_N	16 25
PCH_DIFCLK_UNUSED	CLK_PCFE_90D	CLK_PCFE	PCH_CLK100M_SATA_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCFE_90D	CLK_PCFE	PCH_CLK100M_SATA_N	16 25
PCH_DIFCLK_UNUSED	CLK_PCFE_90D	CLK_PCFE	PCH_CLK14P3M_REFCLK	16 25
PCH_DIFCLK_UNUSED	CLK_PCFE_90D	CLK_PCFE	PCH_CLK33M_PCIIN	16 25
GFX_CLK_DPLLSS	CLK_PCFE_90D	CLK_PCFE	GFX_CLK120M_DPLLSS_P	16 25
GFX_CLK_DPLLSS	CLK_PCFE_90D	CLK_PCFE	GFX_CLK120M_DPLLSS_N	16 25

SYNCH MASTER=K1 CONSTRAINTS SYNCH DATE=04/06/2011
 PAGE TITLE

PCH Constraints 1

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D
 REVISION 3.13.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH
 PAGE 102 OF 109
 SHEET 69 OF 75

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_508	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_508	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	7
CLK_LPC	*	8 MIL	7

SOURCE: Calpella Platform Design Guide for Ibox Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_508	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	7

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_508	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	7

SOURCE: Calpella Platform Design Guide for Ibox Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	7

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	7

DisplayPort Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	7

PCI-Express Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3x_DIELECTRIC	7
CLK_PCIE	*	20 MIL	7

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	7
CLK_25M	*	=5x_DIELECTRIC	7

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
LPC_AD	LPC_50S	LPC	LPC AD<3..0>
LPC_FRAME_L	LPC_50S	LPC	LPC FRAME L
LPC_RESET_L	LPC_50S	LPC	LPC RESET L
LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC R
LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC
LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC CLK33M LCPPLUS
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA
SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK
SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA
SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK
SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA
HDA_BIT_CLK	HDA_50S	HDA	HDA BIT CLK
HDA_SYNC	HDA_50S	HDA	HDA SYNC
HDA_RST_L	HDA_50S	HDA	HDA RST R L
HDA_RST_L	HDA_50S	HDA	HDA RST L
HDA_SDIN0	HDA_50S	HDA	HDA SDIN0
HDA_SDOUT	HDA_50S	HDA	HDA SDOUT
PM_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K SUSCLK
SPI_CLK	SPT_55S	SPT	SPI_CLK R
SPI_CLK	SPT_55S	SPT	SPI_CLK
SPI_MOSI	SPT_55S	SPT	SPI_MOSI R
SPI_MOSI	SPT_55S	SPT	SPI_MOSI
SPI_MISO	SPT_55S	SPT	SPI_MISO
SPI_CS0	SPT_55S	SPT	SPI_CS0 R L
SPI_CS0	SPT_55S	SPT	SPI_CS0 L
SPI_MLB_CLK	SPT_55S	SPT	SPI_MLB_CLK
SPI_MLB_MOSI	SPT_55S	SPT	SPI_MLB_MOSI
SPI_MLB_MISO	SPT_55S	SPT	SPI_MLB_MISO
SPI_MLB_CS_L	SPT_55S	SPT	SPI_MLB_CS_L
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE ENET R2D P
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE ENET R2D N
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE ENET R2D C P
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE ENET R2D C N
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE ENET D2R P
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE ENET D2R N
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE ENET D2R C P
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE ENET D2R C N
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D P
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D N
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D C P
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D C N
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP D2R P
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP D2R N
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE FW R2D P
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE FW R2D N
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE FW R2D C P
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE FW R2D C N
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE FW D2R P
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE FW D2R N
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE FW D2R C P
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE FW D2R C N
PCIE_AP_D2R	PCIE_85D	PCIE	CONN PCIE AP D2R P
PCIE_AP_D2R	PCIE_85D	PCIE	CONN PCIE AP D2R N
PCIE_AP_R2D	PCIE_85D	PCIE	CONN PCIE AP R2D P
PCIE_AP_R2D	PCIE_85D	PCIE	CONN PCIE AP R2D N
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M P
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M N
PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET P
PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET N
MCP_PE1_REECLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP P
MCP_PE1_REECLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP N
MCP_PE2_REECLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW P
MCP_PE2_REECLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW N
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD P
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD N
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<1>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<2>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<5>
CPU_27P4S	CPU_COMP	CPU_COMP	TP_PCH_VSS_NCTF<7>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<9>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<9>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<11>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<12>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<15>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<17>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<19>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<21>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<22>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<25>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<27>
CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<29>

Chipset Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DP_EXTM_ML	DP_85D	DISPLAYPORT	DP_EXTM_ML_C_P<3..0>
DP_EXTM_ML	DP_85D	DISPLAYPORT	DP_EXTM_ML_C_N<3..0>
DP_EXTM_ML	DP_85D	DISPLAYPORT	DP_EXTM_ML_P<3..0>
DP_EXTM_ML	DP_85D	DISPLAYPORT	DP_EXTM_ML_N<3..0>
DP_EXTM_AUXCH	DP_85D	DISPLAYPORT	DP_EXTM_AUXCH_C_P
DP_EXTM_AUXCH	DP_85D	DISPLAYPORT	DP_EXTM_AUXCH_C_N
DP_EXTM_AUXCH	DP_85D	DISPLAYPORT	DP_EXTM_AUXCH_P
DP_EXTM_AUXCH	DP_85D	DISPLAYPORT	DP_EXTM_AUXCH_N
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_P<3..0>
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_N<3..0>
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_P<3..0>
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_N<3..0>
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_F_P<3..0>
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_F_N<3..0>
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUXCH_C_P
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUXCH_C_N
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUXCH_P
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUXCH_N
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_C_P<3..0>
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_C_N<3..0>
PCIE_PEG_D2R_LANE3	PCIE_85D	PCIE	PCIE_T29_D2R_P<3>
PCIE_PEG_D2R_LANE2	PCIE_85D	PCIE	PCIE_T29_D2R_P<2>
PCIE_PEG_D2R_LANE1	PCIE_85D	PCIE	PCIE_T29_D2R_P<1>
PCIE_PEG_D2R_LANE0	PCIE_85D	PCIE	PCIE_T29_D2R_P<0>
PCIE_PEG_D2R_LANE3	PCIE_85D	PCIE	PCIE_T29_D2R_N<3>
PCIE_PEG_D2R_LANE2	PCIE_85D	PCIE	PCIE_T29_D2R_N<2>
PCIE_PEG_D2R_LANE1	PCIE_85D	PCIE	PCIE_T29_D2R_N<1>
PCIE_PEG_D2R_LANE0	PCIE_85D	PCIE	PCIE_T29_D2R_N<0>
PCIE_PEG_R2D_LANE3	PCIE_85D	PCIE	PCIE_T29_R2D_P<3>
PCIE_PEG_R2D_LANE2	PCIE_85D	PCIE	PCIE_T29_R2D_P<2>
PCIE_PEG_R2D_LANE1	PCIE_85D	PCIE	PCIE_T29_R2D_P<1>
PCIE_PEG_R2D_LANE0	PCIE_85D	PCIE	PCIE_T29_R2D_P<0>
PCIE_PEG_R2D_LANE3	PCIE_85D	PCIE	PCIE_T29_R2D_N<3>
PCIE_PEG_R2D_LANE2	PCIE_85D	PCIE	PCIE_T29_R2D_N<2>
PCIE_PEG_R2D_LANE1	PCIE_85D	PCIE	PCIE_T29_R2D_N<1>
PCIE_PEG_R2D_LANE0	PCIE_85D	PCIE	PCIE_T29_R2D_N<0>
PCIE_T29_D2R_C	PCIE_85D	PCIE	PCIE_T29_D2R_C_P<3..0>
PCIE_T29_D2R_C	PCIE_85D	PCIE	PCIE_T29_D2R_C_N<3..0>
PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_P
PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_N

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
SYSCLK_CLK32K_RTC	CLK_SLOW_55S	CLK_SLOW	SYSCLK_CLK32K_RTC
SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB
SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB_R
SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET
SYSCLK_CLK25M_T29	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET_R
SYSCLK_CLK25M_T29	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_T29
SYSCLK_CLK25M_T29	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_T29_R

SYNCH MASTER(S) CONSTRAINTS
PAGE TITLE
SYNCH DATE:04/06/2011

PCH Constraints 2

Apple Inc.

DRAWING NUMBER: 051-8870
REVISION: 3.13.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH:
PAGE: 103 OF 109
SHEET: 70 OF 75

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR_DATA	*	8MIL	?

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
ENET_50S	ENET_3X		BCM5764_CLK25M_XTALI
ENET_50S	ENET_3X		BCM5764_CLK25M_XTALO
ENET_50S	ENET_3X		ENET_RESET_L
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<3..0>
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_N<3..0>
ENET_CR_DATA	ENET_50S	ENET_CR_DATA	ENET_CR_DATA<7..0>
ENET_CR_DATA	ENET_50S	ENET_CR_DATA	ENET_CR_CMD
ENET_CR_CLK	ENET_50S	ENET_CR_DATA	ENET_CR_CLK
ENET_CR_DATA	ENET_50S	ENET_CR_DATA	SDCONN_DATA<7..0>
ENET_CR_DATA	ENET_50S	ENET_CR_DATA	SDCONN_CMD
ENET_CR_CLK	ENET_50S	ENET_CR_DATA	SDCONN_CLK

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_P
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_N
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_P
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_N
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_P
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_N
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_P
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N
Part 2 Not Used			

Ethernet/FW Constraints		DRAWING NUMBER	051-8870	SIZE	D
Apple Inc.		REVISION	3.13.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		104 OF 109			
II NOT TO REPRODUCE OR COPY IT		SHEET			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		71 OF 75			
IV ALL RIGHTS RESERVED					

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	7

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	7

DP/T29 Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	7	T29DP	TOP,BOTTOM	=7x_DIELECTRIC	7


SOURCE: Bill Cornelius's T29 Routing Notes

T29 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
R233	DP_85D	DISPLAYPORT	DP_T29SNK0 ML C P<3..0> 8 34
R234	DP_85D	DISPLAYPORT	DP_T29SNK0 ML C N<3..0> 8 34
R235	DP_T29SNK0_ML	DP_85D	DP_T29SNK0 ML P<3..0> 34
R236	DP_T29SNK0_ML	DP_85D	DP_T29SNK0 ML N<3..0> 34
R237	DP_85D	DISPLAYPORT	DP_T29SNK0 AUXCH C P 8 34
R238	DP_85D	DISPLAYPORT	DP_T29SNK0 AUXCH C N 8 34
R239	DP_T29SNK0_AUXCH	DP_85D	DP_T29SNK0 AUXCH P 34
R240	DP_T29SNK0_AUXCH	DP_85D	DP_T29SNK0 AUXCH N 34
R241	DP_85D	DISPLAYPORT	DP_T29SNK1 ML C P<3..0> 8 34
R242	DP_85D	DISPLAYPORT	DP_T29SNK1 ML C N<3..0> 8 34
R243	DP_T29SNK1_ML	DP_85D	DP_T29SNK1 ML P<3..0> 34
R244	DP_T29SNK1_ML	DP_85D	DP_T29SNK1 ML N<3..0> 34
R245	DP_85D	DISPLAYPORT	DP_T29SNK1 AUXCH C P 8 34
R246	DP_85D	DISPLAYPORT	DP_T29SNK1 AUXCH C N 8 34
R247	DP_T29SNK1_AUXCH	DP_85D	DP_T29SNK1 AUXCH P 34
R248	DP_T29SNK1_AUXCH	DP_85D	DP_T29SNK1 AUXCH N 34
R249	T29_I2C_558	T29_I2C	I2C T29 SCL 34 44
R250	T29_I2C_558	T29_I2C	I2C T29 SDA 34 44
R251	T29_SPI_CLK	T29_SPI_558	T29_SPI_CLK 34
R252	T29_SPI_MOST	T29_SPI_558	T29_SPI MOST 34
R253	T29_SPI_MISO	T29_SPI_558	T29_SPI MISO 34
R254	T29_SPI_CS_L	T29_SPI_558	T29_SPI CS_L 34
R255	T29DP_80D	T29DP	T29_R2D C P<3..0> 8 34 64
R256	T29DP_80D	T29DP	T29_R2D C N<3..0> 8 34 64
R257	T29DP_80D	T29DP	T29_D2R P<3..0> 8 34 64
R258	T29DP_80D	T29DP	T29_D2R N<3..0> 8 34 64
R259	T29DP_80D	T29DP	T29_R2D P<0> 64
R260	T29DP_80D	T29DP	T29_R2D N<0> 64
R261	T29DP_80D	T29DP	T29_R2D P<1> 64
R262	T29DP_80D	T29DP	T29_R2D N<1> 64
R263	T29DP_80D	T29DP	T29_R2D C F P<1..0> 64
R264	T29DP_80D	T29DP	T29_R2D C F N<1..0> 64
R265	T29DP_80D	T29DP	T29_D2R C P<0> 64 65
R266	T29DP_80D	T29DP	T29_D2R C N<0> 64 65
R267	T29DP_80D	T29DP	T29_D2R C P<1> 64 65
R268	T29DP_80D	T29DP	T29_D2R C N<1> 64 65
R269	T29DP_80D	T29DP	T29DPA D2R1 AUXCH P 65
R270	T29DP_80D	T29DP	T29DPA D2R1 AUXCH N 65
R271	T29DP_80D	T29DP	DP_SDRVA ML C P<3..0> 64
R272	T29DP_80D	T29DP	DP_SDRVA ML C N<3..0> 64
R273	T29DP_80D	T29DP	DP_SDRVA ML R P<3..0> 64
R274	T29DP_80D	T29DP	DP_SDRVA ML R N<3..0> 64
R275	DP_SDRVA_ML_EVEN	T29DP_80D	DP_SDRVA ML P<0> 64
R276	DP_SDRVA_ML_EVEN	T29DP_80D	DP_SDRVA ML N<0> 64
R277	DP_SDRVA_ML_ODD	T29DP_80D	DP_SDRVA ML P<1> 64
R278	DP_SDRVA_ML_ODD	T29DP_80D	DP_SDRVA ML N<1> 64
R279	DP_SDRVA_ML_EVEN	T29DP_80D	DP_SDRVA ML P<2> 64
R280	DP_SDRVA_ML_EVEN	T29DP_80D	DP_SDRVA ML N<2> 64
R281	DP_SDRVA_ML_ODD	T29DP_80D	DP_SDRVA ML P<3> 64
R282	DP_SDRVA_ML_ODD	T29DP_80D	DP_SDRVA ML N<3> 64
R283	DP_SDRVA_AUXCH	T29DP_80D	DP_SDRVA AUXCH P 64
R284	DP_SDRVA_AUXCH	T29DP_80D	DP_SDRVA AUXCH N 64
R285	T29DP_80D	T29DP	DP_SDRVA AUXCH C P 64
R286	T29DP_80D	T29DP	DP_SDRVA AUXCH C N 64
R287	T29DPA_ML_ODD		T29DPA ML P<1> 64 65
R288	T29DPA_ML_ODD		T29DPA ML N<1> 64 65
R289	T29DPA_ML_ODD		T29DPA ML P<3> 64 65
R290	T29DPA_ML_ODD		T29DPA ML N<3> 64 65
R291	T29DP_80D	T29DP	T29DPA ML P<3..0> 64 65
R292	T29DP_80D	T29DP	T29DPA ML N<3..0> 64 65
R293	T29DP_80D	T29DP	T29DPA ML C P<3..0> 64 65
R294	T29DP_80D	T29DP	T29DPA ML C N<3..0> 64 65
R295	DP_A_EXT_AUXCH	T29DP_80D	DP_A_EXT_AUXCH P 64 65
R296	DP_A_EXT_AUXCH	T29DP_80D	DP_A_EXT_AUXCH N 64 65

T29 IC Net Properties

T29/DP Net Properties

SYNCH MASTER#11 CONSTRAINTS		SYNCH DATE#04/06/2011	
PAGE TITLE			
T29 Constraints			
 Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	105 OF 109
		SHEET	72 OF 75

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB	SMBUS_SMC_A_S3_SCL	44
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB	SMBUS_SMC_A_S3_SDA	44
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_B_S0_SCL	44
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB	SMBUS_SMC_B_S0_SDA	44
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	44
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	44
SMBUS_SMC_BSA_SCL	SMB_50S	SMB	SMBUS_SMC_BSA_SCL	6 44
SMBUS_SMC_BSA_SDA	SMB_50S	SMB	SMBUS_SMC_BSA_SDA	6 44
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_MGMT_SCL	44
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB	SMBUS_SMC_MGMT_SDA	44

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	53
	1T01_DIFFPAIR		CHGR_CSI_N	53
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	53
	1T01_DIFFPAIR		CHGR_CSO_N	53

D

D

C

C

B

B

A

A

SMC Constraints		DRAWING NUMBER	051-8870	SIZE	D
Apple Inc.		REVISION	3.13.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	106 OF 109		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	73 OF 75		
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR		=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	7
THERM	*	=2:1_SPACING	7
AUDIO	*	=2:1_SPACING	7

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	7

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	7

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20H	*	0.20 MM	1000
PWR_P20H	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P20H
MEM_CMD	GND	*	GND_P20H
MEM_CTRL	GND	*	GND_P20H
MEM_DATA	GND	*	GND_P20H
MEM_DQS	GND	*	GND_P20H

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
MEM_37S	*	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
MEM_85D	*	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
PCIE_85D	*	OVERWRITE	OVERWRITE	0.076 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
CPU_27P4S	TOP	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
CLK_PCIE_90D	TOP	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE

A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOPTH			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

K21/K78 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENET_100D	ENETCONN	ENETCONN	ENETCONN_P<3..0>
ENET_100D	ENETCONN	ENETCONN	ENETCONN_N<3..0>
SATA_90D	SATA	SATA	SATA_ODD_D2R_UF_P
SATA_90D	SATA	SATA	SATA_ODD_D2R_UF_N
SATA_90D	SATA	SATA	SATA_HDD_D2R_RDRVR_OUT_P
SATA_90D	SATA	SATA	SATA_HDD_D2R_RDRVR_OUT_N
SATA_90D	SATA	SATA	SATA_HDD_R2D_RDRVR_IN_P
SATA_90D	SATA	SATA	SATA_HDD_R2D_RDRVR_IN_N
SATA_90D	SATA	SATA	SATA_HDD_D2R_RDRVR_IN_P
SATA_90D	SATA	SATA	SATA_HDD_D2R_RDRVR_IN_N
SATA_90D	SATA	SATA	SATA_HDD_R2D_RDRVR_OUT_P
SATA_90D	SATA	SATA	SATA_HDD_R2D_RDRVR_OUT_N
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPU_THMSNS_D2_P
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPU_THMSNS_D2_N
CPU_THERMD	THERM_1T01_55S	THERM	CPU_THERMD_P
CPU_THERMD	THERM_1T01_55S	THERM	CPU_THERMD_N
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29_THERMD_P
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29_THERMD_N
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29_MLBBOT_THMSNS_P
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29_MLBBOT_THMSNS_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_OTHER_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_OTHER_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOS0_CS_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOS0_CS_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS1_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS1_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS2_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS2_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS1G_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS1G_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUM_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUM_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUMG_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUMG_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSAS0_CS_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSAS0_CS_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUMG_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUMG_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_CPU_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_CPU_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCDBKLT_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCDBKLT_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V5_S3_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V5_S3_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_P1V8GPU_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_P1V8GPU_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_AIRPORT_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_AIRPORT_P
LVDS_90D	LVDS	LVDS	LVDS_CONN_A_CLK_F_N
LVDS_90D	LVDS	LVDS	LVDS_CONN_A_CLK_F_P

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP_INR_P
SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP_INR_N
MAX98300_R	DIFFPAIR	AUDIO	MAX98300_R_P
MAX98300_R	DIFFPAIR	AUDIO	MAX98300_R_N

K21/K78 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N
1T01_DIFFPAIR	1T01_DIFFPAIR	1T01_DIFFPAIR	CHGR_CSI_R_P
1T01_DIFFPAIR	1T01_DIFFPAIR	1T01_DIFFPAIR	CHGR_CSI_R_N
1T01_DIFFPAIR	1T01_DIFFPAIR	1T01_DIFFPAIR	CHGR_CSO_R_P
1T01_DIFFPAIR	1T01_DIFFPAIR	1T01_DIFFPAIR	CHGR_CSO_R_N
USB_EXTN	USB_85D	USB	USB2_EXTN_MUXED_P
USB_EXTN	USB_85D	USB	USB2_EXTN_MUXED_N
USB_EXTN	USB_85D	USB	USB2_LT1_P
USB_EXTN	USB_85D	USB	USB2_LT1_N
USB_85D	USB	USB	CONN_USB2_BT_P
USB_85D	USB	USB	CONN_USB2_BT_N
USB_85D	USB	USB	USB_LT2_P
USB_85D	USB	USB	USB_LT2_N
DP_85D	DISPLAYPORT	DP_85D	DP_IG_AUX_CH_C_P
DP_85D	DISPLAYPORT	DP_85D	DP_IG_AUX_CH_C_N
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_I_P_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_I_N_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_SUB_P_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_SUB_N_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_R_P_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_R_N_OUT
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_SUB_N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_SUB_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_I_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_I_N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_R_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_R_N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_N_R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_P_R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO1_N_R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO1_P_R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_N_L
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_P_L
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INL_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INL_N
SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP_INR_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INR_N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INSUB_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INSUB_N
USB_85D	USB	USB	USB_TPAD_R_P
USB_85D	USB	USB	USB_TPAD_R_N
SB_POWER	SB_POWER	SB_POWER	PP3V3_S5
SB_POWER	SB_POWER	SB_POWER	PP3V3_S0
	GND	GND	GND

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
USB_EXTN	USB_85D	USB	USB_EXTN_MUXED_P
USB_EXTN	USB_85D	USB	USB_EXTN_MUXED_N
USB_EXTN	USB_85D	USB	USB_LT1_P
USB_EXTN	USB_85D	USB	USB_LT1_N
USB_TPAD	USB_85D	USB	USB_TPAD_CONN_P
USB_TPAD	USB_85D	USB	USB_TPAD_CONN_N
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	I2C_SMC_SMS_SDA_R
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	I2C_SMC_SMS_SCL_R
SMB_55S	SMB	SMB	I2C_TCON_SCL
SMB_55S	SMB	SMB	I2C_TCON_SDA
SMB_55S	SMB	SMB	I2C_TCON_SCL_CONN
SMB_55S	SMB	SMB	I2C_TCON_SDA_CONN

A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOPTH			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

Project Specific Constraints

Apple Inc.

DRAWING NUMBER: 051-8870

REVISION: 3.13.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

108 OF 109

74 OF 75

K901 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL. OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.140 MM	0.140 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.1 MM			
37_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.160 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
37_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.2 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL4, ISL9	Y	0.155 MM	0.155 MM		0.130 MM	0.130 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL10	Y	0.095 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.115 MM	0.115 MM		0.170 MM	0.170 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.195 MM	0.195 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL10	Y	0.074 MM	0.074 MM		0.250 MM	0.250 MM
100_OHM_DIFF	ISL4, ISL9	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM

NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL10	N	0.070 MM	0.070 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL4, ISL9	Y	0.071 MM	0.071 MM		0.300 MM	0.300 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.280 MM	0.280 MM

NOTE: These are Intel recommended impedances for PEG, unused on K901.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SE	TOP, BOTTOM	Y	0.120 MM	0.165 MM			
48_OHM_SE	*	Y	0.097 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL10	Y	0.110 MM	0.110 MM		0.170 MM	0.170 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.129 MM	0.129 MM		0.170 MM	0.170 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.180 MM	0.180 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_DIFF_BGA	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
85_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
85_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM


NOTE: 85_DIFF_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_DIFF_BGA	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
90_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
90_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 90_DIFF_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYMC MASTER-13 CONSTRAINTS		SYMC DATE: 06/06/2011	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	109 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	75 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			