

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2011-04-18

SCHEM, EVT, MLB, K21

04/18/11

Page	(.oss)	Contents	Sync	Date
1	1	Table of Contents	MASTER	MASTER
2	2	System Block Diagram	K78_MLB	12/11/2009
3	3	Power Block Diagram	K78_MLB	19/01/2011
4	4	Revision History	MASTER	MASTER
5	5	BOM Configuration	K17_MXP	05/28/2009
6	7	Functional Test / No Test	(K99_MLB)	(02/16/2010)
7	8	Power Aliases	K91_MLB	06/15/2010
8	9	Signal Aliases	K91_MLB	06/15/2010
9	10	CPU DMI/PEG/FDI/RSVD	K78_MLB	01/10/2011
10	11	CPU CLOCK/MISC/JTAG	K78_MLB	01/10/2011
11	12	CPU DDR3 INTERFACES	K78_MLB	01/10/2011
12	13	CPU POWER	K78_MLB	01/10/2011
13	14	CPU GROUNDS	K78_MLB	01/10/2011
14	16	CPU DECOUPLING-I	K78_MLB	02/08/2011
15	17	CPU DECOUPLING-II	K78_MLB	01/10/2011
16	18	PCH SATA/PCIE/CLK/LPC/SPI	K21_MLB	12/13/2010
17	19	PCH DMI/FDI/GRAPHICS	K21_MLB	12/13/2010
18	20	PCH PCI/FLASHCACHE/USB	K21_MLB	12/13/2010
19	21	PCH MISC	K21_MLB	12/13/2010
20	22	PCH POWER	K21_MLB	12/13/2010
21	23	PCH GROUNDS	K78_MLB	01/10/2011
22	24	PCH DECOUPLING	K78_MLB	01/10/2011
23	25	CPU & PCH XDP	K21_MLB	12/13/2010
24	26	USB HUBS	K21_MLB	12/13/2010
25	27	Clock (CK505) and Chipset Support	K78_MLB	11/29/2010
26	28	CPU Memory S3 Support	K21_MLB	12/13/2010
27	29	DDR3 DRAM CHANNEL A (0-31)	K78_MLB	12/07/2010
28	30	DDR3 DRAM CHANNEL A (32-63)	K78_MLB	12/07/2010
29	31	DDR3 DRAM CHANNEL B (0-31)	K78_MLB	12/07/2010
30	32	DDR3 DRAM CHANNEL B (32-63)	K78_MLB	12/07/2010
31	33	FSB/DDR3/FRAMEBUF Vref Margining	K78_MLB	01/10/2011
32	34	DDR3 DRAM Channel B (32-63)	K78_MLB	12/14/2010
33	35	SecureDigital Card Reader	(MASTER)	(MASTER)
34	36	T29 Host (1 of 2)	K78_MLB	01/10/2011
35	37	T29 Host (2 of 2)	K78_MLB	01/10/2011
36	38	T29 Power Support	K78_MLB	01/10/2011
37	40	X21 WIRELESS CONNECTOR	K21_MLB	12/13/2010
38	45	SATA CONNECTOR	K78_MLB	01/10/2011
39	46	External USB Connectors	K21_MLB	12/13/2010
40	47	Left I/O (LIO) Connector	K21_MLB	11/09/2010
41	49	SMC	K78_MLB	01/10/2011
42	50	SMC Support	K78_MLB	01/10/2011
43	51	LPC+SPI Debug Connector	K78_MLB	01/10/2011
44	52	SMBus Connections	K78_MLB	01/10/2011
45	53	Voltage & Load Side Current Sensing	K78_MLB	01/10/2011

Page	(.oss)	Contents	Sync	Date
46	54	High Side Current Sensing	K78_MLB	01/16/2011
47	55	Thermal Sensors	K78_MLB	01/16/2011
48	56	Fan	K78_MLB	01/10/2011
49	57	IPD / KBD Backlight	K78_MLB	01/10/2011
50	61	SPI ROM	K78_MLB	01/10/2011
51	62	AUDI0: SPEAKER AMP	K78_MLB	01/10/2011
52	69	DC-In & Battery Connectors	JACK_X901	08/20/2010
53	70	PBus Supply & Battery Charger	K78_MLB	12/03/2010
54	71	System Agent Supply	K78_MLB	01/16/2011
55	72	5V / 3.3V Power Supply	K78_MLB	01/16/2011
56	73	1.5V DDR3 Supply	K78_MLB	01/10/2011
57	74	CPU IMVP7 & AXG VCore Regulator	K78_MLB	01/10/2011
58	75	CPU IMVP7 & AXG VCore Output	K78_MLB	12/07/2010
59	76	CPU VCCIO (1.05V) Power Supply	K78_MLB	01/10/2011
60	77	Misc Power Supplies	K78_MLB	01/16/2011
61	78	Power FETs	K78_MLB	01/10/2011
62	79	Power Control 1/ENABLE	K78_MLB	01/10/2011
63	90	Internal DisplayPort Connector	K78_MLB	02/10/2011
64	91	DisplayPort/T29 A MUXING	K21_MLB	12/13/2010
65	94	DisplayPort/T29 A Connector	K78_MLB	12/07/2010
66	97	LCD Backlight Driver	K78_MLB	01/16/2011
67	100	CPU Constraints	K21_CONSTRAINTS	04/06/2011
68	101	Memory Constraints	K21_CONSTRAINTS	04/06/2011
69	102	PCH Constraints 1	K21_CONSTRAINTS	04/06/2011
70	103	PCH Constraints 2	K21_CONSTRAINTS	04/06/2011
71	104	Ethernet/FW Constraints	K21_CONSTRAINTS	04/06/2011
72	105	T29 Constraints	K21_CONSTRAINTS	04/06/2011
73	106	SMC Constraints	K21_CONSTRAINTS	04/06/2011
74	108	Project Specific Constraints	K21_CONSTRAINTS	04/06/2011
75	109	PCB Rule Definitions	K21_CONSTRAINTS	04/06/2011


Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8870	1	SCHEM,MLB,K21	SCH	CRITICAL	
820-3023	1	PCBF,MLB,K21	PCB	CRITICAL	


DRAWING
 TITLE-MLB
 ABBREV-CREATING
 DATE-20110418 11:12:14 AM

PRODUCT SAFETY REQUIREMENTS:
 PCB,UL RECOGNIZED, MIN. 130-C TEMP RATING AND V-O FLAME RATING PER UL 796 & UL 94
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP RATING AND V-O FLAME RATING

DRAWING TITLE		SCHEM,MOCKUP,MLB,K21	
Apple Inc.	DRAWING NUMBER	051-8870	SIZE D
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 75	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K6 MLR		SYNC DATE=12/11/2009	
PAGE TITLE			
System Block Diagram			
		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	2 OF 109
		SHEET	2 OF 75



K78/K21 POWER SYSTEM ARCHITECTURE

Power Block Diagram Apple Inc.			DRAWING NUMBER 051-8870	SIZE D
REVISION 3.13.0			BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 3 OF 109	
			SHEET 3 OF 75	

SYNC_DATE=19/01/2011

BOM Variants


BOM NUMBER	BOM NAME	BOM OPTIONS
085-2684	K211 MLB DEVELOPMENT BOM	K21_DEVEL:ENG
607-8041	CMN PFS,PCBA,MLB,K21	K21_COMMON
639-2553	PCBA,MLB,1.8GHZ,HY 2GB,K21	K21_OPTIONS,EEEE:DP1P,CPU1:1.8GHZ,DDR3:HYWIX_2GB
639-2554	PCBA,MLB,1.7GHZ,SA 4GB,K21	K21_OPTIONS,EEEE:DP1Q,CPU1:1.7GHZ,DDR3:SAMSUNG_4GB
639-2558	PCBA,MLB,1.8GHZ,EL 4GB,K21	K21_OPTIONS,EEEE:DP1H,CPU1:1.8GHZ,DDR3:ELP1DA_4GB
639-2549	PCBA,MLB,1.7GHZ,EL 4GB,K21	K21_OPTIONS,EEEE:DP1J,CPU1:1.7GHZ,DDR3:ELP1DA_4GB
639-2555	PCBA,MLB,1.8GHZ,HY 4GB,K21	K21_OPTIONS,EEEE:DP1K,CPU1:1.8GHZ,DDR3:HYWIX_4GB
639-2557	PCBA,MLB,1.8GHZ,SA 4GB,K21	K21_OPTIONS,EEEE:DP1L,CPU1:1.8GHZ,DDR3:SAMSUNG_4GB
639-2548	PCBA,MLB,1.7GHZ,HY 2GB,K21	K21_OPTIONS,EEEE:DP1M,CPU1:1.7GHZ,DDR3:HYWIX_2GB
639-2550	PCBA,MLB,1.8GHZ,MI 2GB,K21	K21_OPTIONS,EEEE:DP1N,CPU1:1.8GHZ,DDR3:MICROK_2GB
639-2551	PCBA,MLB,1.7GHZ,HY 4GB,K21	K21_OPTIONS,EEEE:DP1Q,CPU1:1.7GHZ,DDR3:HYWIX_4GB
639-2552	PCBA,MLB,1.7GHZ,SA 2GB,K21	K21_OPTIONS,EEEE:DP1R,CPU1:1.7GHZ,DDR3:SAMSUNG_2GB
639-2556	PCBA,MLB,1.8GHZ,SA 2GB,K21	K21_OPTIONS,EEEE:DP1S,CPU1:1.8GHZ,DDR3:SAMSUNG_2GB
639-2559	PCBA,MLB,1.7GHZ,MI 2GB,K21	K21_OPTIONS,EEEE:DP1T,CPU1:1.7GHZ,DDR3:MICROK_2GB

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7563	1	LABEL,L10,K99	[EEEE_DP1P]	CRITICAL	EEEE:DP1P
825-7563	1	LABEL,L10,K99	[EEEE_DP1Q]	CRITICAL	EEEE:DP1Q
825-7563	1	LABEL,L10,K99	[EEEE_DP1H]	CRITICAL	EEEE:DP1H
825-7563	1	LABEL,L10,K99	[EEEE_DP1J]	CRITICAL	EEEE:DP1J
825-7563	1	LABEL,L10,K99	[EEEE_DP1K]	CRITICAL	EEEE:DP1K
825-7563	1	LABEL,L10,K99	[EEEE_DP1L]	CRITICAL	EEEE:DP1L
825-7563	1	LABEL,L10,K99	[EEEE_DP1M]	CRITICAL	EEEE:DP1M
825-7563	1	LABEL,L10,K99	[EEEE_DP1N]	CRITICAL	EEEE:DP1N
825-7563	1	LABEL,L10,K99	[EEEE_DP1P]	CRITICAL	EEEE:DP1P
825-7563	1	LABEL,L10,K99	[EEEE_DP1Q]	CRITICAL	EEEE:DP1Q
825-7563	1	LABEL,L10,K99	[EEEE_DP1R]	CRITICAL	EEEE:DP1R
825-7563	1	LABEL,L10,K99	[EEEE_DP1T]	CRITICAL	EEEE:DP1T

Sub BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-2684	1	K21 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM
607-8041	1	CMN PFS,PCBA,MLB,K21	CMNPTS	CRITICAL	K21_COMMON

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Revision History			
 Apple Inc.	DRAWING NUMBER	051-8870	SIZE D
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		4 OF 109	
SHEET		4 OF 75	

K21 BOM GROUPS

BOM GROUP	BOM OPTIONS
K21_COMMON	ALTERNATE_COMMON,K21_MISC,K21_DEBUG:ENG,K21_PROGPARTS,USBHUB_2513B,T29BST:Y,EDP,PCH:B3
K21_MISC	CPUMEM_S0,HEB1_ZNONSEN,HEB2_ZNONSEN,T29:YES,SERVIC:MCU,SERV_PD,EB_EL
K21_PROGPARTS	BOOTROM_PROD,SMC_PROD,T29ROM:PROD,T29MCU:PROD
K21_DEVEL:ENG	BLKT:ENG,BMCH:ENG,XDP_CONN,XDP_CPU:BPW,XDP_FCH,LPCPLUS,VREFPROM,SOPGOOD_ISL,S1_S0_LED,VCCIOISN:ENG,AIRPORTISN:ENG,HDDISN:ENG,LCDKLTISN:ENG
K21_DEVEL:PYT	LPCPLUS_XDP_CONN,XDP_FCH
K21_DEBUG:ENG	DEVEL_BOM,SMC_DEBUG:YES,XDP
K21_DEBUG:PYT	DEVEL_BOM,BLKT:PROD,BMCH:PROD,SMC_DEBUG:YES,XDP,VREFPROM_NOT
K21_DEBUG:PROD	BLKT:PROD,BMCH:PROD,SMC_DEBUG:YES,XDP,VREFPROM_NOT,LPCPLUS,VCCIOISN:PROD,AIRPORTISN:PROD,HDDISN:PROD,LCDKLTISN:PROD
DDR3:HYNIX_2GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:HYNIX_2GB
DDR3:HYNIX_4GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:SAMSUNG_2GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_2GB
DDR3:SAMSUNG_4GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:MICRON_2GB	DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:MICRON_2GB
DDR3:ELPIDA_4GB	DRAM_CFG0:H,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_4GB

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4121	1	SM8_QAYS_Q5.J1.1.8.17W.2+2.1.20.4M.BGA	U1000	CRITICAL	CPU:1.8GHZ
337S4119	1	SM8_QAYM_Q5.J1.1.7.17W.2+2.1.20.3M.BGA	U1000	CRITICAL	CPU:1.7GHZ
337S4101	1	SM8_QAM1_Q5.J1.1.6.17W.2+2.1.1.4M.BGA	U1000	CRITICAL	CPU:1.6GHZ
337S4100	1	SM8_QAM2_Q5.J1.1.5.17W.2+2.1.1.4M.BGA	U1000	CRITICAL	CPU:1.5GHZ
337S4099	1	SM8_QAM3_Q5.J1.1.4.17W.2+2.1.05.3M.BGA	U1000	CRITICAL	CPU:1.4GHZ
337S4098	1	SM8_QAMV_Q5.J1.1.3.17W.2+2.1.05.3M.BGA	U1000	CRITICAL	CPU:1.3GHZ
337S4080	1	COUGAR POINT,SLHAG,FRQ,8D82Q657	U1800	CRITICAL	PCH:B2
337S4091	1	COUGAR POINT,B3,SL74K,FRQ,8D82Q657	U1800	CRITICAL	PCH:B3
338S0976	1	IC,T29 Eagle Ridge,192 PCBGA,8x9MM	U3600	CRITICAL	T29:YES
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,76P FBGA,T-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,76P FBGA,T-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,76P FBGA,T-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,76P FBGA,T-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,76P FBGA,B-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,76P FBGA,B-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,76P FBGA,B-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,76P FBGA,B-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,76P FBGA,G-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,76P FBGA,G-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,76P FBGA,G-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,76P FBGA,G-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,76P FBGA,D-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,76P FBGA,D-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,76P FBGA,D-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,76P FBGA,D-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,76P FBGA,V88A-D,MICRON	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,76P FBGA,V88A-D,MICRON	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,76P FBGA,V88A-D,MICRON	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,76P FBGA,V88A-D,MICRON	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,76P FBGA,C-DIE,ELPIDA	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,76P FBGA,C-DIE,ELPIDA	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,76P FBGA,C-DIE,ELPIDA	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,76P FBGA,C-DIE,ELPIDA	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB
353s2929	1	IC,1SL6259,BATCHARGER,3#,4X4MM,QFN28	U7000	CRITICAL	

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0550	1	IC,EEPROM,SERIAL,SP1,1Kx8,1.8V,MLP8,LP	U3690	CRITICAL	T29ROM:BLANK
341T0352	1	IC,T29-ROM,K21	U3690	CRITICAL	T29ROM:PROD
337S3997	1	IC,MCU,32B,LPC1112A,16KB/2KB,HVQFN25	U9330	CRITICAL	T29MCU:BLANK
341T0353	1	IC,T29-MCU,K21	U9330	CRITICAL	T29MCU:PROD
338S0895	1	IC,SMC,RENESAS,H8S/2117P,9MM,TLP,NP	U4900	CRITICAL	SMC:BLANK
341T0348	1	IC,SMC,K21	U4900	CRITICAL	SMC:PROD
338S0809	1	44 MBIT SPI SERIAL SERIAL C/D FLASH,Winbond	U6100	CRITICAL	BOOTROM:BLANK
338S0803	1	44 MBIT SPI SERIAL SERIAL C/D FLASH,Winbond	U6100	CRITICAL	BOOTROM:BLANK
341T0349	1	IC,SP1 ROM,K21 K78	U6100	CRITICAL	BOOTROM:PROD

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680855	37680613		ALL	Diodes alt to Toshiba
37680977	37680859		ALL	Diodes alt to Toshiba
37680972	37680612		ALL	Resist alt to Toshiba
37780107	37780066		ALL	OSerial alt to Semtech
13880676	13880691		ALL	Murata alt to Samsung
17180679	17180652		ALL	NDP alt to NDP
13880679	13880678		ALL	Murata/Samsung to Taiyo
13880671	13880673		ALL	Taiyo alt to Murata
33764092	33764100		ALL	EARLY 1.5GHZ CPU SAMPLES
33764093	33764101		ALL	EARLY 1.4GHZ CPU SAMPLES
35383312	35383055		ALL	NDP alt to Pericom
37680790	37680928		ALL	TI alt to Fairchild
12880333	12880294		ALL	Sanyo alt for Sanyo/Fredrick
15281462	15281295		ALL	Toko alt for NEC Inductor
10480035	10480011		ALL	Panasonic alt to Cytotec
15281085	15281307		ALL	Toko alt for Cytotec
514-0744	998-3941		ALL	Old J9400 alt to New J9400
37680874	37680896		ALL	F8MCU2025 alt to RJK03808MS
13880703	13880648		ALL	Murata alt to Taiyo Yuden
13880684	13880660		ALL	Murata alt to Taiyo Yuden
33880721	33880923		ALL	SMC USX2061 alt to USB25138
15281493	15281300		ALL	Colorcraft alt to Murata

PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-2333	1	K21, T29 Fence	T29FENCE	CRITICAL	
806-2356	1	K21, T29 Can	T29CAN	CRITICAL	NOSTUFF
806-2347	1	K21, T29 Filter Can	T29FILTERCAN	CRITICAL	
806-2376	1	K78, NDP Can	NDPCAN	CRITICAL	
806-2377	1	K78, NDP Spring	NDPSPRING	CRITICAL	NOSTUFF

DRAM CFG CHART

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2	DIE REV	CFG 3
2GB	0	A	0
4GB	1	B	1

SYMC MASTER-ELP REV SYMC DATE:05/26/2008

PAGE TITLE

BOM Configuration

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH

PAGE: 5 OF 109

SHEET: 5 OF 75

Functional Test Points

8 7 6 5 4 3 2 1

J4001: AirPort / BT Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for AirPort / BT Connector, including PP3V3 WLAN F, NFI_EVENT_I, PCIE AP R2D N, etc.

J5600: Fan Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for Fan Connector, including PP5V_S0_FAN, FAN_RT_TACH, FAN_RT_PWM.

J5715: KB BKLT CONNECTOR

Table with columns: FUNC_TEST, TP, and TP. Lists test points for KB BKLT CONNECTOR, including KBDLED_FB, KBDLED_ANODE.

Table with columns: TP, MAKE_BASE=TRUE, and TP. Lists test points for various components like NC EDP TXP<0..3>, NC EDP TXN<0..3>, NC CPU THERMDC, etc.

J4501: SATA SSD Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for SATA SSD Connector, including PP3V3 S0_HDD_R, SATA_HDD_D2R_C_P, SATA_HDD_D2R_C_N, etc.

J5700: IPD Flex Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for IPD Flex Connector, including PP3V3_TP2D_CONN, PP5V_TP2D_FILT, PP3V42_G3H_TP2D, etc.

J6900: DC-In Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for DC-In Connector, including PP18V5_DCIN_CONN, PP5V_S3_LIO_CONN.

NO_TEST Nets

Table with columns: NO_TEST, TP, MAKE_BASE=TRUE, and TP. Lists test points for NO_TEST Nets, including TP_CRT_IG_BLUE, TP_CRT_IG_GREEN, TP_CRT_IG_RED, etc.

Table with columns: TP, MAKE_BASE=TRUE, and TP. Lists test points for various components like NC_PEG_R2D_CP<15..4>, NC_PEG_R2D_CN<15..4>, NC_PEG_D2R_P<15..4>, etc.

J4700: LIO Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for LIO Connector, including PP3V42_G3H_ONEWIRE, PP3V3_S0_AUDIO, PP3V3R1V5_S0_AUDIO, etc.

J6903: Speaker Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for Speaker Connector, including SPKRAMP_R_P_OUT, SPKRAMP_R_N_OUT.

J6950: Battery Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for Battery Connector, including PPVBAT_G3H_CONN, SMBUS_BATT_SCL, SMBUS_BATT_SDA, etc.

J9000: Internal DP Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for Internal DP Connector, including PPVOUT_SW_LCDKBLT, PP3V3_SW_LCD, I2C_TCON_SDA_R, etc.

Misc Voltages & Control Signals

Table with columns: FUNC_TEST, TP, and TP. Lists test points for Misc Voltages & Control Signals, including PPBUS_G3H, PPVIN_SW_T29BST, PPBUS_S5_HS_COMPUTING1_ISNS, etc.

J4800: SD Card Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for SD Card Connector, including PP3V3_SW_SD_PWR, SD_CLK, SD_CMD, SD<7..0>, etc.

J5100: LPC+SPI Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for LPC+SPI Connector, including PP3V3_S5_LPCPLUS, PP5V_S0_LPCPLUS, LPC_AD<3..0>, etc.

Table with columns: TP, MAKE_BASE=TRUE, and TP. Lists test points for various components like TP_PCIE_CLK100M_P0E4N, TP_PCIE_CLK100M_P0E4P, TP_PCIE_CLK100M_P0E5N, etc.

Table with columns: TP, MAKE_BASE=TRUE, and TP. Lists test points for various components like TP_PCH_TP18, TP_PCH_TP17, TP_PCH_TP16, etc.

Table with columns: TP, MAKE_BASE=TRUE, and TP. Lists test points for various components like PCH_VSS_NCTF<1>, PCH_VSS_NCTF<2>, PCH_VSS_NCTF<3>, etc.


Table with columns: TP, MAKE_BASE=TRUE, and TP. Lists test points for various components like TP_SDVO_TVCLKINN, TP_SDVO_TVCLKIND, TP_SDVO_STALIN, etc.

Table with columns: TP, MAKE_BASE=TRUE, and TP. Lists test points for various components like TP_XDP_PCH_OBSPN_A<0..1>, TP_XDP_PCH_OBSPN_B<0..1>, TP_XDP_PCH_OBSPN_C<0..1>, etc.

SYNCH MASTER=(K99 MLB) SYNCH DATE=(02/16/2010)

Functional Test / No Test title block containing Apple Inc. logo, drawing number 051-8870, revision 3.13.0, and a notice of proprietary property.

8 7 6 5 4 3 2 1



SYNC MASTER=K91.MLB SYNC DATE=05/15/2011

Power Aliases

Apple Inc.

DRAWING NUMBER: 051-8870


REVISION: 3.13.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE 8 OF 109

SHEET 7 OF 75


Plated Board Slot




CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins

DisplayPort Pogo




USB/SD Card Pogo




DisplayPort PCB Stiffener


(Provides PCB support for small finger above J9400)



Digital Ground



T29 Can Slots



CPU signals

Table of CPU signals including MEMVTT EN, DP EXTA ML C, PCIE EXCARD D2R N, MEM A CLK, and MEM B A<15>.

Table of DP signals including DP CH_CLKOUT_DP_N, DP CH_CLKOUT_DP_P, DP EXTA DDC CLK, and DP EXTA HPD.





Table of PCIE signals including PEG R2D C P<3..0>, PEG R2D C N<3..0>, and PEG D2R P<3..0>.

T29 DP Ports

Table of T29 DP port signals including TP DP IG C HPD, TP DP IG C MLP<3..0>, and TP DP IG C AUXP.









Table of USB signals including NC USB HUB1 OCS4 and NC USB HUB2 OCS4.



LVDS Aliases

Table of LVDS aliases including TP LVDS IG B CLKP, TP LVDS IG B CLKN, and LCD BKLTM PWM.

SATA Aliases

Table of SATA aliases including SATA ODD R2D C P, SATA ODD R2D C N, and SATA ODD D2R P.



Unused PGOOD signal

Table of unused PGOOD signal including TP P1V5S3RS0 RAMP DONE and TP DDRREG PGOOD.


T29 JTAG

Table of T29 JTAG signals including JTAG ISP TCK, JTAG ISP TDI, and JTAG ISP TDO.


Signal Aliases table with Apple Inc. logo, drawing number 051-8870, revision 3.13.0, and page 9 of 109.



CPU DMI/PEG/FDI/RSVD	
Apple Inc.	DRAWING NUMBER: 051-8870
	REVISION: 3.13.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE: 10 OF 109	SHEET: 9 OF 75



PAGE TITLE CPU CLOCK/MISC/JTAG		
Apple Inc.	DRAWING NUMBER	051-8870
	REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
	PAGE	11 OF 109
	SHEET	10 OF 75



OMIT_TABLE
CRITICAL

OMIT_TABLE
CRITICAL

U1000
BGA
(3 OF 9)

U1000
BGA
(4 OF 9)

SANDY-BRIDGE
MOBILE-2C-35W


SANDY-BRIDGE
MOBILE-2C-35W

MEMORY CHANNEL A


MEMORY CHANNEL B


SYNC DATE=01/10/2011

CPU DDR3 INTERFACES		DRAWING NUMBER	SIZE
Apple Inc.		051-8870	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	PAGE
		3.13.0	12 OF 109
		BRANCH	SHEET
			11 OF 75



CPU POWER		DRAWING NUMBER	SIZE
Apple Inc.		051-8870	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.13.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		13 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		12 OF 75	




PAGE TITLE		CPU GROUNDS	
 Apple Inc.	DRAWING NUMBER	051-8870	SIZE
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	14 OF 109
		SHEET	13 OF 75

Processor Load Line : -2.9 mOhms

CPU VCORE DECOUPLING


Intel recommendation (Table 7-1): 16x 2.2uF, 12x 22uF, 3x 330uF

12 9 7 =PPVCORE_S0_CPU




PLACEMENT_NOTE (C1655-C1666):

Place close to U1000 on top side.



PLACEMENT_NOTE (C1667-C1679):

PLACEMENT_NOTE (C1640-C1645):




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF

PLACEMENT_NOTE (C1684-C1697):


Place on bottom side of U1000

12 10 9 =PP1V05_S0_CPU_VCCIO




PLACEMENT_NOTE (C1672-C1681):

Place near U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



Note: The smallest 10mOhm available in the library are 0805s

CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF


PLACEMENT_NOTE (C1646-C1671):

Place near U1000 on top side

12 10 9 =PP1V8_S0_CPU_VCCPLL



=PP1V8_S0_CPU_VCCPLL_R : 12



PLACEMENT_NOTE (C1646-C1671):

Place near U1000 on top side

CPU VCCPLL Low pass filter


CPU DECOUPLING-I		
Apple Inc.	DRAWING NUMBER 051-8870	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 3.13.0	BRANCH
	PAGE 16 OF 109	SHEET
		14 OF 75

VAXG DECOUPLING


Graphics Load Line : -3.9 mOhms

Intel recommendation (section 6.3): 18x 1uF(9 no-stuff), 10x 104F(2 no-stuff), 8x 22uF(2 no stuff), 4x 470uF(2 no-stuff)


PLACEMENT_NOTE (C1700-C1710):




PLACEMENT_NOTE (C1711-C1716):



PLACEMENT_NOTE (C1717-C1722):




PLACEMENT_NOTE (C1723-C1724):



CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Section 6.13): 10x 1uF, 8x 10uF, 1x 330uF


PLACEMENT_NOTE (C1738-C1747):



Place close to U1000 on bottom side





Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




CPU VCCSA DECOUPLING

Intel recommendation (Section 6.6): 3x 1uF, 3x 10uF, 1x 330uF


PLACEMENT_NOTE (C1758-C1762):




PAGE TITLE		DRAWING NUMBER		SIZE
CPU DECOUPLING-II		051-8870		D
Apple Inc.		REVISION		3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		17 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		15 OF 75
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



		DRAWING NUMBER 051-8870		SIZE D
Apple Inc.		REVISION 3.1.3.0		BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				
PAGE 18 OF 109		SHEET 16 OF 75		



PAGE TITLE		PCH DMI/FDI/GRAPHICS	
Apple Inc.	DRAWING NUMBER	051-8870	SIZE
	REVISION	3.13.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		19 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		17 OF 75	
IV ALL RIGHTS RESERVED			



FIXME: NEED INTEL APPROVAL OF NC ON TPS

TP PM TEST RST L

PP3V3 S0 PCH GPIO

PP1V8 S0 PCH VCC DFTERM

CPU PROC SEL_L


PP3V3 S3 PCH GPIO

PP3V3 SUS GPIO


NOTE: PULLUP IS REQUIRED ON AP PWR_EN IF ISOLATION RESISTOR R2090 IS UNSTUFFED

AP PWR_EN


PAGE TITLE		DRAWING NUMBER		SIZE
PCH PCI/FLASHCACHE/USB		051-8870		D
Apple Inc.		REVISION		3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		20 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		18 OF 75
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



PCH MISC		DRAWING NUMBER	SIZE
Apple Inc.		051-8870	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
		3.13.0	21 OF 109
		BRANCH	SHEET
			19 OF 75




PAGE TITLE		
PCH POWER		
Apple Inc.	DRAWING NUMBER	051-8870
	REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		22 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		20 OF 75
IV ALL RIGHTS RESERVED		




SYNC_MASTER=ETS.MBR SYNC_DATE=01/10/2013

PAGE TITLE: PCH GROUNDS


	DRAWING NUMBER	051-8870	SIZE	D
	REVISION	3.13.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				
BRANCH		PAGE		23 OF 109
SHEET		21 OF 75		



PCH DECOUPLING		DRAWING NUMBER	SIZE
 Apple Inc.		051-8870	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 3.13.0	BRANCH PAGE 24 OF 109
		SHEET 22 OF 75	

PROCESSOR MICRO2-XDP CONNECTOR


NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug






Even pins should be facing edge of the board

PCH MICRO2-XDP CONNECTOR


NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug



Even pins should be facing edge of the board




SYNC MASTER=K21.MLB		SYNC DATE=12/13/2010	
CPU & PCH XDP			
Apple Inc.		DRAWING NUMBER	SIZE
Apple logo		051-8870	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	PAGE
		3.13.0	25 OF 109
		BRANCH	SHEET
			23 OF 75



BOM GROUP		BOM OPTIONS	
HUB1_ALLREM		HUB1_NONREM0_0	HUB1_NONREM0_0
HUB1_1NONREM		HUB1_NONREM1_0	HUB1_NONREM1_0
HUB1_2NONREM		HUB1_NONREM1_1	HUB1_NONREM1_1
HUB1_3NONREM		HUB1_NONREM1_1	HUB1_NONREM1_1
HUB2_ALLREM		HUB2_NONREM1_0	HUB2_NONREM1_0
HUB2_1NONREM		HUB2_NONREM1_1	HUB2_NONREM1_1
HUB2_2NONREM		HUB2_NONREM1_1	HUB2_NONREM1_1
HUB2_3NONREM		HUB2_NONREM1_1	HUB2_NONREM1_1

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE					
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880720	2	SMSC USB2014	U2600,U2650	CRITICAL	USBHUB_2514
33880824	2	SMSC USB2514B	U2600,U2650	CRITICAL	USBHUB_2514B
33880923	2	SMSC USB2513B	U2600,U2650	CRITICAL	USBHUB_2513B



SYNC MASTER=K21 MLB SYNC DATE=12/13/2010


USB HUBS

Apple Inc.


DRAWING NUMBER	051-8870	SHEET	D
REVISION	3.13.0	PAGE	26 OF 109
BRANCH		SHEET	24 OF 75

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

System RTC Power Source & 32kHz / 25MHz Clock Generator




PCH S0 PWRGD




CLOCK (CK505)

UNUSED clock terminations for PCIM MODE





Platform Reset Connections

Unbuffered



PCH Reset Button



DRAWING NUMBER		SIZE	
051-8870		D	
REVISION		PAGE	
3.13.0		27 OF 109	
BRANCH		SHEET	
		25 OF 75	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


$P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L$

$MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L$

$MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L$




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPUMEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1		0	1
2	0	0	0	1	1		0	0
3	0	0	0	1	X		0	0
S3	4	0	0	1	X		0	1
to	5	0	1	1	0 (*)		1	1
6	0	1	1	1	1		1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYMC_WATERS-K11_MBR		SYMC_DATE=12/13/2015	
PAGE TITLE			
CPU Memory S3 Support			
		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		28 OF 109	
SHEET		26 OF 75	




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K78_MLB SYNC DATE=12/07/2011
 PAGE TITLE
DDR3 DRAM CHANNEL A (0-31)
 Apple Inc.
 DRAWING NUMBER 051-8870 SIZE D
 REVISION 3.13.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH
 PAGE 29 OF 109
 SHEET 27 OF 75




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K78_MLB SYNC DATE=12/07/2011
 PAGE TITLE
DDR3 DRAM CHANNEL A (32-63)
 Apple Inc.
 DRAWING NUMBER: 051-8870 SIZE: D
 REVISION: 3.13.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH:
 PAGE: 30 OF 109
 SHEET: 28 OF 75



A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K78_MLB SYNC DATE=12/07/2011
 PAGE TITLE
DDR3 DRAM CHANNEL B (0-31)
 Apple Inc.
 DRAWING NUMBER: 051-8870 SIZE: D
 REVISION: 3.13.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH:
 PAGE: 31 OF 109
 SHEET: 29 OF 75



A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYMC_WAFFER-872_MER
 SYMC_DATE=12/07/2011

DDR3 DRAM CHANNEL B (32-63)


Apple Inc.

DRAWING NUMBER: 051-8870
 REVISION: 3.13.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH: _____
 PAGE: 32 OF 109
 SHEET: 30 OF 75

NOTE: Must not enable more than two SO-DIMM margining buffers at once or Vref source may be overloaded.



Required zero ohm resistors when no VREF margining circuitry stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680004	2	RES_MTL FILM,0.5%,0402,SM,LF	R3303		VREFMGRN_NOT
11680004	2	RES_MTL FILM,0.5%,0402,SM,LF	R3309		VREFMGRN_NOT

Page Notes

Power aliases required by this page:
 - #PP3V3_S3_VREFMGRN
 - #PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - #I2C_VREFDACS_SCL
 - #I2C_VREFDACS_SDA
 - #I2C_PCA9557D_SCL
 - #I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMGRN - Stuffs VREF Margining Circuitry.
 VREFMGRN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC current:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref range:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNCH: MATHEW@T2_MSR
 SYNCH DATE: 01/10/2015


PAGE TITLE: FSB/DDR3/FRAMEBUF Vref Margining

DRAWING NUMBER: 051-8870
 REVISION: 3.13.0



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


BRANCH: 33 OF 109
 SHEET: 31 OF 75




JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE



MEM CLOCK TERMINATION
Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



SYNC MASTER=K78_MLB		SYNC DATE=12/16/2011	
PAGE TITLE			
DDR3 DRAM Channel B (32-63)			SIZE
Apple Inc.			051-8870 D
REVISION			3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE			34 OF 109
SHEET			32 OF 75




PDMOD: POWER DOWN MODES
 NC = DISABLE (DEFAULT)
 10K LOW = POWER SAVING MODE ENABLE
 10K HIGH = REMOTE WAKE UP ENABLE

R3505 is for rail discharge. GL822 may cycle PMOS to recover from card error. Off duration is 100ms and card voltage must be less than 0.5V for at least 1ms per spec.

Keep this net short!
 Max Current = 800 mA

SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE			
SecureDigital Card Reader			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	35 OF 109
		SHEET	33 OF 75



CRITICAL OMIT_TABLE
U3600
EAGLE RIDGE-192
 PCBGA
 (1 OF 2)

SYNC MASTER=K78 MLB SYNC DATE=01/10/2011

PAGE TITLE: **T29 Host (1 of 2)**

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D


REVISION: 3.13.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH: 36 OF 109

SHEET: 34 OF 75

NOTE: All unused LSEO/EO pairs should be aliased together. Other signals may be aliased together. (TP/NC).



35 7 =PP1V05 T29 RTR
 2100 mA (Single Port)
 2250 mA (Dual Port)
 EDP: 3000 mA

=PP3V3 T29 RTR 7 34 36
 135 mA (Single-Port)
 152 mA (Dual-Port)
 EDP: 200 mA

0-ohms are placeholders for now, replace with proper values after characterization.

=PP1V05 T29 RTR 7 35
 2100 mA (Single Port)
 2250 mA (Dual Port)
 EDP: 3000 mA

R3723¹ 10K 5% 1/20W MF 201 2
 R3722¹ 10K 5% 1/20W MF 201
 R3721¹ 10K 5% 1/20W MF 201
 R3724¹ 10K 5% 1/20W MF 201

R3733¹ 10K 5% 1/20W MF 201 2
 R3732¹ 10K 5% 1/20W MF 201
 R3731¹ 10K 5% 1/20W MF 201
 R3730¹ 10K 5% 1/20W MF 201
 R3734¹ 10K 5% 1/20W MF 201

Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=K78_MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
T29 Host (2 of 2)			
Apple Inc.	DRAWING NUMBER	051-8870	SIZE D
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	37 OF 109		SHEET
		35 OF 75	


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_T29BST (8-13V Boost Input)
 - =PP18V_T29_REG (18V Boost Output)
 - =PP3V3_T29_P3V3T29FET (3.3V FET Input)
 - =PP3V3_T29_FET (3.3V FET Output)
 - =PP3V3_S0_T29PWRCTL
 - =PP1V05_T29_P1V05T29FET (1.05V FET Input)
 - =PP1V05_T29_FET (1.05V FET Output)

Signal aliases required by this page:
 - =T29_CLKREQ_L
 - =T29_RESET_L

BOM options provided by this page:
 T29BST:Y - Stuffs 18V boost circuitry.


T29 18V Boost Regulator




UVLO(falling) = 1.22 * (R1 + R2) / R2
 UVLO(rising) = UVLO(falling) + (2uA * R1)
 UVLO = 4.55V (falling), 4.95 (rising)

Vout = 1.6V * (1 + Ra / Rb)

Supervisor & CLKREQ# Isolation



3.3V T29 Switch




U3810 & U3815/U3816


Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max


Max Output: 2A per IC


1.05V T29 Switch



SYNC MASTER=K78_MLB		SYNC DATE=01/10/2011	
T29 Power Support			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	38 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
X21 WIRELESS CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	40 OF 109
		SHEET	37 OF 75




SYNC MASTER=K78_MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
SATA CONNECTOR			
		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 109
		SHEET	38 OF 75
		SIZE	D

USB Port Power Switch




Current limit (R4600): 2.3A max

Right USB Port A





We can add protection to 5V if we want, but leaving NC for now
Place L4605 at connector pin

USB/SMC Debug Mux






SYMC_MASTER=K11_MCB		SYMC_DATE=12/13/2015	
PAGE TITLE			
External USB Connectors			
Apple Inc.	DRAWING NUMBER	051-8870	SIZE D
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
46 OF 109		SHEET	
39 OF 75			




SYNC MASTER=K21_MLB		SYNC DATE=11/09/2010	
PAGE TITLE			
Left I/O (LIO) Connector			
 Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	47 OF 109
		SHEET	40 OF 75
		SIZE	D

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SYNC MASTER=K78_MLB		SYNC DATE=01/10/2011	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		051-8870	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.13.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		49 OF 109	
IV ALL RIGHTS RESERVED		SHEET	
		41 OF 75	





SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"



SMC Crystal Circuit




BATLOW# Isolation



Below connections are different from K91

41 SMC PA0 PU	==	HISIDE ISENSE OC	46
41 SMC FAN 1 CTL	==	NC SMC FAN 1 CTL	46
41 SMC FAN 1 TACH	==	NC SMC FAN 1 TACH	46
41 SMC ADC14	==	SMC HS COMPUTING ISENSE	46
41 SMC GFX THROTTLE L	==	TP SMC GFX THROTTLE L	46
41 SMC GFX OVERTEMP L	R5095	10K	54 1/20W MF 201

PROCHOT Level Shifting to 3V3



Check with SMC pullup S0


41 MEM EVENT L	R5075	10K	54 1/20W MF 201
49 41 4 SMC ONOFF L	R5070	10K	54 1/20W MF 201
41 G3 POWERON L	R5072	10K	54 1/20W MF 201
49 41 40 6 SMC LID	R5071	100K	54 1/20W MF 201
43 41 39 6 SMC TX L	R5073	10K	54 1/20W MF 201
43 41 39 6 SMC RX L	R5074	100K	54 1/20W MF 201
43 41 6 SMC TMS	R5077	10K	54 1/20W MF 201
43 41 6 SMC TDO	R5078	10K	54 1/20W MF 201
43 41 6 SMC TDI	R5079	10K	54 1/20W MF 201
43 41 6 SMC TCK	R5080	10K	54 1/20W MF 201
41 SMC BIL BUTTON L	R5081	10K	54 1/20W MF 201
42 41 40 6 SMC BC ACOK	R5087	470K	54 1/20W MF 201
42 SMC INT L	R5093	10K	54 1/20W MF 201
42 41 SMC PA0 PU	R5091	100K	NOSTUFF 54 1/20W MF 201
41 19 SMC RUNTIME SCT L	R5094	100K	NOSTUFF 54 1/20W MF 201
62 41 17 SMC ADAPTER EN	R5085	10K	54 1/20W MF 201
41 SMC CASE OPEN	R5086	10K	54 1/20W MF 201
41 SMC PB4	R5088	10K	54 1/20W MF 201
62 41 SMC S4 WAKESRC EN	R5090	100K	54 1/20W MF 201

SYNC MASTER=K78.MLB		SYNC DATE=01/10/2011		
PAGE TITLE				
SMC Support				
Apple Inc.	DRAWING NUMBER	051-8870	SIZE	D
	REVISION	3.13.0		
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				
PAGE	50	OF	109	
SHEET	42	OF	75	

D

D


LPC+SPI Connector



C

C

SPI Bus Series Termination




B

B

A

A

SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8870	D
		REVISION	
		3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	51 OF 109
		SHEET	43 OF 75



Internal DP

Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)
 Parade T-con - (0x10-0x1F or 0x30-0x3F)
 DVR - (Write: 0x4E Read: 0x4F)

(* = Multiple options)

	K21	K78		
	Samsung	LGD	Samsung	LGD AUO
	N	Y	*	Y *
	Y	N	*	N *
	Y	Y	Y	Y N

Left I/O Board

ALS - (write: 0x72 Read: 0x73)
 Finstack Temp - (Write: 0x92 Read: 0x93)


SMbus Connections

Apple Inc.


DRAWING NUMBER: 051-8870
 REVISION: 3.13.0
 PAGE: 52 OF 109
 SHEET: 44 OF 75

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PBUS Voltage Sense Enable & Filter




CPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




GFX/IG VCore Load Side Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU 1.05V VCCIO Current Sense / Filter



GFX/IG Vcore Voltage Sense / Filter



SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
Voltage & Load Side Current Sensing			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



COMPUTING High Side Current Sense / Filter

U5450 INA214

GAIN: 100X

SCALE: 5A / V

MAX VOUT: 3.1V at 16.5A

Sense R is R5400, 2mOhm

EDP Current: 15.5 A

Max Vdiff: 31 mV

PLACEMENT_NOTES:
Place close to SMC
(For R and C)

DC-IN (AMON) Current Sense Filter

C5431

Sense R is R7020, 20mOhm

DC-In AMON

ISL6259 Gain: 20x

Scale: 2.5A / V

Max Vout: 1.4V at 8.25A

EDP Current: 3.5A

DDR3 1V5R1V35 Current Sense / Filter

U5460 INA214

GAIN: 100X

SCALE: 5A / V

MAX VOUT: 2.4V AT 16.5A

Sense R is R7350, 2mOhm

EDP Current: 12 A

Max Vdiff: 24 mV

PLACEMENT_NOTES:
Place close to SMC
(For R and C)

COMPUTING High Side Current Sense / Filter & T29/Inlet Temp Sensor

U5400 EMC1704-2

Write Address: 0x98

Read Address: 0x99

Sense R is R5400, 2mOhm

EDP: 15.5A TDP :13.175A

AirPort Current Sense / Filter

U5470 INA210

Gain: 200x

Scale: 0.25A / V

MAX VOUT: 3V AT 0.825A

Sense R is R4052, 20mOhm

EDP Current: 0.750 A

Max Vdiff: 15 mV

PLACEMENT_NOTES:
Place close to SMC
(For R and C)

HDD Current Sense / Filter

U5480 INA211

GAIN: 500X

SCALE: 0.667A / V

MAX VOUT: 3.3V AT 2.2A

Sense R is R4599, 3mOhm

EDP Current: 2.36A

Max Vdiff: 7.0 mV

PLACEMENT_NOTES:
Place close to SMC
(For R and C)

LCD Backlight Driver Input Current Sense / Filter

U5490 INA211

GAIN: 500X

SCALE: 0.2A / V

MAX VOUT: 3.3V AT 0.66A

Sense R is R0910, 10mOhm

EDP Current: 0.67 A

Max Vdiff: 6.7 mV

PLACEMENT_NOTES:
Place close to SMC
(For R and C)

CHARGER BMON High Side (BATTERY DISCHARGE) Current Sense, MUX & Filter

U5420 INA213

Sense R is R7050, 10mOhm

Charger/Load side

Battery side

NOTE: Monitoring current from battery to PMUS (battery discharge) across R7050


For engineering, stuff BMON_ENG

For production, stuff BMON_PROD


INA (Engineering) Solution	Charger BMON (Production) Solution
Gain: 50x	ISL6259 Gain: 36x
Scale: 2A / V	Scale: 2.78A / V
Max Vout: 3.3V at 6.6A	Max Vout: 3.3V at 9.167A
EDP Current: 10A	EDP Current: 310A

SMC PARTS-KIT2_MCB		SYMC DATE=01/16/2011	
PAGE TITLE			
High Side Current Sensing			
Apple Inc.	DRAWING NUMBER	051-8870	SIZE D
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		54 OF 109	
SHEET		46 OF 75	

CPU Proximity Sensor




T29 Die



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5361		VCCIOISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORTISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5485		HDDISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLTISNS_PROD


Replacing caps with 100K PD on ISENSE SMC inputs

T29,MLB Bottom & Inlet Proximity Sensors




SYNC MASTER=K78_MLB		SYNC DATE=01/16/2011	
PAGE TITLE: Thermal Sensors			
DRAWING NUMBER: 051-8870		SIZE: D	
REVISION: 3.13.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 55 OF 109		SHEET: 47 OF 75	

FAN CONNECTOR




SYNC MASTER=K78_MLB		SYNC DATE=01/10/2011	
PAGE TITLE Fan			
DRAWING NUMBER 051-8870		SIZE D	
REVISION 3.13.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 56 OF 109		SHEET 48 OF 75	


IPD Flex Connector



Keyboard Backlight Driver & Detection



Keyboard Backlight Connector



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
13880704	2	CAP, CER, 0.22UF, 10V, XSR, 0603	C5755, C5756		KB_BL

SYNC MASTER=K78_MLB SYNC DATE=01/10/2011

IPD / KBD Backlight


Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.1.3.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 57 OF 109
 SHEET: 49 OF 75




SYNC MASTER=K78_MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
SPI ROM			
		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 109
		SHEET	50 OF 75
		SIZE	D

8 7 6 5 4 3 2 1

SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ
GAIN 6DB




D
C
B
A

D
C
B
A


8 7 6 5 4 3 2 1

SYNC MASTER=K78_MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
DRAWING NUMBER		SIZE	
051-8870		D	
REVISION		BRANCH	
3.13.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
62 OF 109		51 OF 75	

MLB to LIO Power Cable Connector




Debug LEDs
(For development only)




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator




Right Speaker Connector



K16-Specific
Battery Connector



DC-In & Battery Connectors	
Apple Inc.	DRAWING NUMBER: 051-8870
REVISION: 3.13.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 69 OF 109	SHEET: 52 OF 75



This node is powered through body diodes:
 * DCIN through Q7080.
 * PBUS through Q7085,
 Charger TOP FETs and Q7055.

Inrush Limiter

Reverse-Current Protection


Max Current = 8A

f = 400 kHz

* R7051 HAS 2.2OHM TO COMPENSATE UNBALANCED VOLTAGE DUE TO DIFFERENT CURRENT ON _P AND _N. (FROM INTERSIL)

SYNC MASTER=K78_MLB		SYNC DATE=12/03/2011	
PAGE TITLE			
PBus Supply & Battery Charger			
DRAWING NUMBER		SIZE	
051-8870		D	
REVISION		BRANCH	
3.13.0		PAGE	
70 OF 109		SHEET	
53 OF 75		IV ALL RIGHTS RESERVED	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART



SYNC MASTER=K78_MLB SYNC DATE=01/16/2011

System Agent Supply

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D


REVISION: 3.13.0

BRANCH:

PAGE: 71 OF 109


SHEET: 54 OF 75

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED




DRAWING NUMBER		051-8870	SIZE	D
REVISION		3.13.0		
BRANCH				
PAGE		72 OF 109		
SHEET		55 OF 75		

SYNC MASTER=K78_MLB SYNC DATE=01/16/2011
 PAGE TITLE: 5V / 3.3V Power Supply
 Apple Inc.
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED





Vout = 1.5V
 14.1A max output
 (Q7335 limit)
 f = 400 kHz

DRAWING NUMBER		051-8870		SIZE	D
REVISION		3.13.0		BRANCH	
PAGE		73 OF 109		SHEET	
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					




CPU IMVP7 & AXG VCore Regulator	
Apple Inc.	DRAWING NUMBER: 051-8870
REVISION: 3.13.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 74 OF 109	SHEET: 57 OF 75

CPU=Sandy Bridge ULV, AXG=GT2



CPU IMPV7 & AXG VCore Output		
Apple Inc.	DRAWING NUMBER 051-8870	SIZE D
REVISION 3.13.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE 75 OF 109	SHEET 58 OF 75	


CPU VCCIO (1.05V S0) Regulator



$OCP = R7641 \times 8.5\mu A / R7640$
 $OCP = 25.6A$
 $V_{out} = 0.5V * (1 + R_a / R_b)$


SYMC-WAFER-875-MER		SYMC-DATE=01/10/2015	
PAGE TITLE			
CPU VCCIO (1.05V) Power Supply			
DRAWING NUMBER		SIZE	
051-8870		D	
REVISION		BRANCH	
3.13.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 109		59 OF 75	

1.8V S0 Regulator




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.5V S0 LDO




1.05V S0 LDO



SYNC MASTER=K78_MLB		SYNC DATE=01/16/2011	
Misc Power Supplies			
Apple Inc.	DRAWING NUMBER	051-8870	SIZE
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		77 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		60 OF 75	
IV ALL RIGHTS RESERVED			




3.3V S0 FET




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3.2 A (EDP)

3.3V_SUS FET




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

3.3V S3 FET




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	31 mOhm @1.8V
LOADING	1.608 A (EDP)

5V_SUS FET




MOSFET	SiA427
CHANNEL	P-TYPE 12V/8V
RDS(ON)	29 mOhm @4.5V
LOADING	100? mA (EDP)

1.5V S3/S0 FET



MOSFET	PQFN2X2
CHANNEL	N-TYPE
RDS(ON)	9.4 mOhm @4.5V
LOADING	5 A (EDP)

5.0V S0 FET



MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	18 MOHM @4.5V
LOADING	1.678 A (EDP)

SYNC MASTER=K78 MLB SYNC DATE=01/10/2011

Power FETs

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D


REVISION: 3.13.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE: 78 OF 109
 SHEET: 61 OF 75

S5 Rail Enables & PGOOD


=PP3V42 G3H PWRCTL Internal pull-ups 100K +/- 20%




3.3V, 5V S3 ENABLE




3.3V S4 ENABLE




S0 ENABLE



3.3V/5.0V Sus ENABLE



3.3V SUS Detect




VFRQ Low: Fix Frequency
VFRQ High: Variable Frequency

CHGR VFRQ Generation




S0 Rail PGOOD (BJT Version)




S0 Rail PGOOD Circuitry (ISL Version in development)

Thresholds:
VDD: 2.734V-3.010V
V2MON: 2.815V-3.099V
V3MON: 0.572V-0.630V
V4MON: 0.572V-0.630V



WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




DP S4 Power Enable

SMC S4 WAKESRC_EN = DPAPWRSW_EN

PSOC USB Power Enable

PAGE TITLE		PAGE NUMBER	
SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
Power Control 1/ENABLE			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
Apple logo		051-8870	D
		3.13.0	
		79 OF 109	
		62 OF 75	



CHECK IF LVDS_IG_PANEL_PWR GLITCHES ON POWER UP


Pull-ups on panel side,
4.7 kohm to 3.3V

LCD Connector
Internal DP Connector: 518S0787

CRITICAL
J9000
CABLINE-CA
F-RT-SM

LED Backlight I/F
↑
DisplayPort I/F
↓

SYNC MASTER=K78_MLB		SYNC DATE=02/10/2011	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 109
		SHEET	63 OF 75



T29 signals are P/N-swapped after AC caps to improve layout.

IC supports input high while Vcc = 0V.

PS8301 has internal -150K pull-down on PD pin. Okay to drive this pin even when VCC=0V per Parade (pin is 5V-tolerant).

Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100-ohm pull-downs would defeat DP Sink's detection of DP Source.

PS8301 I2C Addresses:
 A1 A0 Addr (W/R)
 0 0 0x96/0x97
 0 1 0x96/0xB7
 1 0 0x94/0x95
 1 1 0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.


=T29_WAKE_L:
 Desktops use PCIE WAKE#
 Mobiles use S4 WAKE#

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

SYNC MASTER=K21 MLB		SYNC DATE=12/13/2011	
PAGE TITLE		DRAWING NUMBER	
Apple Inc.		051-8870	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.13.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		93 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		64 OF 75	

Port A HV Power Switch

	Nominal	Min	Max
IFLT	885mA	876mA	894mA (*)
ILIM	935mA	925mA	1A (*)
TFLT	18.3ms	13.4ms	26.7ms
TSD	470ms	235ms	724ms




IFLT = 200k / RFLT = 885mA
 ILIM = 201k / RLIM = 935mA
 TFLT = CCT * 38900
 TSD = CCT * 100000

Bleeder Resistor
 2.5V / 249 ohm = 10mA
 P = -27mW

Note: Bleeder active when DPAPWSW_HV_DET is HIGH and T29_A_HV_EN is LOW.

3.3V/HV Power MUX



3.3V/HV MUXED

Blocking FET, off when Source > 3.4V or HV_EN high.

DPAPWSW_P3V3_ON_L

DPAPWSW_VREF


DPAPWSW HV_DET_R_L

DPAPWSW HV_DET_L

NO STUFF

Circuit threshold range: 3.363-3.439V (3.395V nominal)

Port A 3.3V Power Switch



DP_PWR must be S4/S5 to support wake from T29 devices.

3.3V Always

DPAPWSW_P3V3_ON

DPAPWSW ON C

DPAPWSW ON L


DPAPWSW NPN E

DPAPWSW HV_DET

DPAPWSW FB DIV

Circuit threshold range: 2.877-2.941V (2.903V nominal)


DisplayPort/T29 A Connector



DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).

Sink HPD range:
 High: 2.0 - 5.0V
 Low: 0 - 0.8V

SYNC MASTER=K78 MLB		SYNC DATE=12/07/2011	
PAGE TITLE			
DisplayPort/T29 A Connector		DRAWING NUMBER	SIZE
Apple Inc.		051-8870	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	3.13.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	94 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	65 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9717, R9718, R9719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K78_MLB SYNC DATE=01/16/2011

LCD Backlight Driver

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

BRANCH:

PAGE: 97 OF 109

SHEET: 66 OF 75

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_55S	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD
CPU_55S	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD
CPU_27P4S	*	+27P4_OHM_SE	+27P4_OHM_SE	+27P4_OHM_SE	+27P4_OHM_SE	7 MIL	7 MIL
CPU_XDP_BPM	TOP,BOTTOM	100 MIL	100 MIL	100 MIL	100 MIL	-STANDARD	-STANDARD
CPU_XDP_BPM	*	+CPU_50S	+CPU_50S	+CPU_50S	+CPU_50S	-STANDARD	-STANDARD

NOTE: CPU_XDP_BPM physical constraint is to prevent routing on outer layers.
 NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	-STANDARD	?	CPU_AGTL	TOP,BOTTOM	+2x_DIELECTRIC	?
CPU_BWIL	*	8 MIL	?				
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	+2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended.
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIe_85D	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF
CLK_PCIE_90D	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIe	*	+3x_DIELECTRIC	?	PCIe	TOP,BOTTOM	+4x_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
DMI_S2N	PCIE_85D	PCIE		DMI S2N P<3:0> 9 17
DMI_S2N	PCIE_85D	PCIE		DMI S2N N<3:0> 9 17
DMI_N2S	PCIE_85D	PCIE		DMI N2S P<3:0> 9 17
DMI_N2S	PCIE_85D	PCIE		DMI N2S N<3:0> 9 17
FDI_DATA	PCIE_85D	PCIE		FDI DATA P<7:0> 9 17
FDI_DATA	PCIE_85D	PCIE		FDI DATA N<7:0> 9 17
	CPU_50S	CPU_AGTL		FDI FSYN<1..0> 9 17
	CPU_50S	CPU_AGTL		FDI LSYN<1..0> 9 17
	CPU_50S	CPU_AGTL		FDI INT 9 17
	CPU_50S	PCIE		CPU PECCI 10 19 41
PM_SYNC	CPU_50S	CPU_AGTL		PM SYNC 10 17
PM_MEM_PWRGD	CPU_50S	CPU_AGTL		PM MEM PWRGD 10 17 26
	CPU_50S	CPU_ITP		XDP DBRESET L 10 23 25
	CPU_50S	CPU_ITP		XDP CPU PRDY L 10 23
	CPU_50S	CPU_ITP		XDP CPU PREO L 10 23
	CPU_50S	CPU_AGTL		PM EXT TS L<0> 10
	CPU_50S	CPU_AGTL		PM EXT TS L<1> 10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP		CPU SM RCOMP<0> 10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP		CPU SM RCOMP<1> 10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP		CPU SM RCOMP<2> 10
	CPU_50S	CPU_ITP		CPU CFG<11..0> 9 23
CPU_CATERR_L	CPU_50S	CPU_AGTL		CPU CATERR L 10
	CPU_50S	CPU_AGTL		CPU VCCIO SEL 12
CPU_PROCHOT_L	CPU_50S	CPU_AGTL		CPU PROCHOT L 10 42 57
CPU_PWRGD	CPU_50S	CPU_AGTL		CPU PWRGD 10 19 23
PM_THERMTRIP_L	CPU_50S	CPU_BMTL		PM THERMTRIP L 10 19
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE		DMI CLK100M CPU P 10 16
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE		DMI CLK100M CPU N 10 16
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE		DPLL REF CLKP 10 16
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE		DPLL REF CLKN 10 16
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE		ITPCPU CLK100M P 10 16
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE		ITPCPU CLK100M N 10 16
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE		ITPXDP CLK100M P 16 23
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE		ITPXDP CLK100M N 16 23
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE		XDP CPU CLK100M P 23
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE		XDP CPU CLK100M N 23
	CPU_27P4S	CPU_COMP		EDP COMP 9
	CPU_27P4S	CPU_COMP		CPU PEG COMP 9
XDP_TDI	CPU_50S	CPU_ITP		XDP CPU TDI 10 23
XDP_TDO	CPU_50S	CPU_ITP		XDP CPU TDO 10 23
XDP_TMS	CPU_50S	CPU_ITP		XDP CPU TMS 10 23
XDP_TCK	CPU_50S	CPU_ITP		XDP CPU TCK 10 23
XDP_TRST_L	CPU_50S	CPU_ITP		XDP CPU TRST L 10 23
XDP_BPM_L	CPU_XDP_BPM	CPU_ITP		XDP BPM L<7..0> 10 23
XDP_BPM_R_L	CPU_50S	CPU_ITP		CPU CFG<15..12> 9 23
(ESB_CREST_L)	CPU_50S	CPU_ITP		XDP CPURST L 23
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE P 12 57
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE N 12 57
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE		CPU VCCIOSENSE P 12 59
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE		CPU VCCIOSENSE N 12 59
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE		CPU AXG SENSE P 12 57
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE		CPU AXG SENSE N 12 57
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VDDO SENSE P 12
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VDDO SENSE N 12
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE		CPU AXG VALSENSE P 9
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE		CPU AXG VALSENSE N 9
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCC VALSENSE P 9
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCC VALSENSE N 9
CPU_SVIDALERT_L	CPU_50S	CPU_COMP		CPU VIDALERT_L 12 57
CPU_SVIDSCLK	CPU_50S	CPU_COMP		CPU VIDSCLK 12 57
CPU_SVIDSOUT	CPU_50S	CPU_COMP		CPU VIDSOUT 12 57
	PCIE_85D	PCIE		PEG R2D P<15..0> 8
	PCIE_85D	PCIE		PEG R2D N<15..0> 8
	PCIE_85D	PCIE		PEG R2D C P<15..0> 8
	PCIE_85D	PCIE		PEG R2D C N<15..0> 8
	PCIE_85D	PCIE		PEG D2R P<15..0> 8
	PCIE_85D	PCIE		PEG D2R N<15..0> 8
	PCIE_85D	PCIE		PEG D2R C P<15..0> 8
	PCIE_85D	PCIE		PEG D2R C N<15..0> 8

CPU_VCCSA_VID<0>
 CPU_VCCSA_VID<1>

SYNOPSIS: CPU CONSTRAINTS
 DATE: 05/06/2011
 PAGE TITLE: CPU Constraints

Apple Inc.	DRAWING NUMBER	051-8870	SIZE	D
	REVISION	3.13.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		100 OF 109		
II NOT TO REPRODUCE OR COPY IT		SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		67 OF 75		
IV ALL RIGHTS RESERVED				

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37E	*	+37_OHM_SE	+37_OHM_SE	+37_OHM_SE	+37_OHM_SE	-STANDARD	-STANDARD
MEM_40E	*	+40_OHM_SE	+40_OHM_SE	+40_OHM_SE	+40_OHM_SE	-STANDARD	-STANDARD
MEM_55E	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD
MEM_72D	*	+72_OHM_DIFF	+72_OHM_DIFF	+72_OHM_DIFF	+72_OHM_DIFF	+72_OHM_DIFF	+72_OHM_DIFF
MEM_50S	TOP_BOTTOM	Y	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	-STANDARD	-STANDARD
MEM_85D	TOP_BOTTOM	Y	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF
MEM_50S	ISL3, ISL4, ISL9, ISL10	Y	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	-STANDARD	-STANDARD
MEM_85D	ISL3, ISL4, ISL9, ISL10	Y	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2CLK	*	0.6 MM	?
MEM_CTRL2CTRL	*	0.2 MM	?
MEM_CMD2CTRL	*	0.2 MM	?
MEM_CMD2CMD	*	0.2 MM	?
MEM_DATA2DATA	*	0.14 MM	?
MEM_DQS2DQS	*	0.4 MM	?
MEM_MEM2OTHERMEM	*	0.4 MM	?
MEM_S2WR	*	+DNR_P2MM	?
MEM_S2ND	*	+GND_P2MM	?
MEM_S2THER	*	0.6 MM	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_PWR	*	MEM_S2WR
MEM_CTRL	MEM_PWR	*	MEM_S2WR
MEM_CMD	MEM_PWR	*	MEM_S2WR
MEM_DATA	MEM_PWR	*	MEM_S2WR
MEM_DQS	MEM_PWR	*	MEM_S2WR

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	MEM_S2ND
MEM_CTRL	GND	*	MEM_S2ND
MEM_CMD	GND	*	MEM_S2ND
MEM_DATA	GND	*	MEM_S2ND
MEM_DQS	GND	*	MEM_S2ND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_CLK	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_DQS	*	MEM_MEM2OTHERMEM
MEM_CMD	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CMD	MEM_DQS	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_DQS	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_DQS	*	MEM_DQS2DQS

Need to support MEM_*-style wildcards!

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow xPGA guidelines per Huron River SFF DG rev1.0 (#438297).
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
 DQ to DQS matching per byte lane should be within 0.127mm.
 DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm].
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm.
 CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs.
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm.
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
 Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from processor ball to SODIMM pad is 88.9mm.
 SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A CKE<3..0>
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A CS L<3..0>
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A ODT<3..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A A<15..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B CKE<3..0>
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B ODT<3..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<15..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>
	MEM_PWR		PP1V5 S3RS0
	MEM_PWR		PP1V5 S3
	MEM_PWR		PP0V75 S3 MEM VREFCA A
	MEM_PWR		PP0V75 S3 MEM VREFDO A

SYMC_MATTERS11_CONSTRAINTS SYMC_DATA-04/06/2011

Memory Constraints

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 101 OF 109 SHEET: 68 OF 75

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF
LVDS_90D	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	+3x_DIELECTRIC	?	DISPLAYPORT	TOP_BOTTOM	+4x_DIELECTRIC	?
LVDS	*	+3x_DIELECTRIC	?	LVDS	TOP_BOTTOM	+4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	+4x_DIELECTRIC	?	SATA	TOP_BOTTOM	+3x_DIELECTRIC	?
SATA_I_COMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCB_USB_BIAS	*	-STANDARD	8 MIL	8 MIL	-STANDARD	-STANDARD	-STANDARD
USB_85D	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	+2x_DIELECTRIC	?	USB	TOP_BOTTOM	+4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
DP_ML	DP_85D	DISPLAYPORT		DP IG ML P<3..0>	8
DP_ML	DP_85D	DISPLAYPORT		DP IG ML N<3..0>	8
DP_EXT_AUXCH	DP_85D	DISPLAYPORT		DP IG AUX CH P	8
DP_EXT_AUXCH	DP_85D	DISPLAYPORT		DP IG AUX CH N	8
LVDS_IG_A_CLK	LVDS_90D	LVDS		LVDS IG A CLK P	8
LVDS_IG_A_CLK	LVDS_90D	LVDS		LVDS IG A CLK N	8
LVDS_IG_A_DATA	LVDS_90D	LVDS		LVDS IG A DATA P<2..0>	8
LVDS_IG_A_DATA	LVDS_90D	LVDS		LVDS IG A DATA N<2..0>	8
	LVDS_90D	LVDS		LVDS IG A DATA P<3>	8
	LVDS_90D	LVDS		LVDS IG A DATA N<3>	8
	LVDS_90D	LVDS		LVDS IG B DATA P<3..0>	8
	LVDS_90D	LVDS		LVDS IG B DATA N<3..0>	8
	LVDS_90D	LVDS		LVDS IG B CLK P	8
	LVDS_90D	LVDS		LVDS IG B CLK N	8
	SATA_90D	SATA		SATA HDD R2D C P	16 38
	SATA_90D	SATA		SATA HDD R2D C N	16 38
	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D P	6 38
	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D N	6 38
	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P	16 38
	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R N	16 38
	SATA_90D	SATA		SATA HDD D2R C P	6 38
	SATA_90D	SATA		SATA HDD D2R C N	6 38
	SATA_90D	SATA		SATA ODD R2D C P	8 16
	SATA_90D	SATA		SATA ODD R2D C N	8 16
	SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D P	8 16
	SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D N	8 16
	SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P	8 16
	SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R N	8 16
	SATA_90D	SATA		SATA HDD R2D RC P	
	SATA_90D	SATA		SATA HDD R2D RC N	
	SATA_90D	SATA		SATA HDD D2R RC P	
	SATA_90D	SATA		SATA HDD D2R RC N	
PCH_SATA_I_COMP		SATA_I_COMP		PCH_SATAI_COMP	16
USB_HUB1_UP	USB_85D	USB		USB_HUB1_UP_P	18 24
USB_HUB1_UP	USB_85D	USB		USB_HUB1_UP_N	18 24
USB_HUB2_UP	USB_85D	USB		USB_HUB2_UP_P	18 24
USB_HUB2_UP	USB_85D	USB		USB_HUB2_UP_N	18 24
USB_EXT_A	USB_85D	USB		USB_EXT_A_P	24 39
USB_EXT_A	USB_85D	USB		USB_EXT_A_N	24 39
USB_EXT_B	USB_85D	USB		USB_EXT_B_P	
USB_EXT_B	USB_85D	USB		USB_EXT_B_N	
USB_EXT_C	USB_85D	USB		USB_EXT_C_P	
USB_EXT_C	USB_85D	USB		USB_EXT_C_N	
USB_EXT_D	USB_85D	USB		USB_EXT_D_P	6 24 40
USB_EXT_D	USB_85D	USB		USB_EXT_D_N	6 24 40
USB_EXT_D	USB_85D	USB		USB_T29A_P	8 24
USB_EXT_D	USB_85D	USB		USB_T29A_N	8 24
USB_EXT_D	USB_85D	USB		T29 A RSVD P	8 64
USB_EXT_D	USB_85D	USB		T29 A RSVD N	8 64
USB_CAMERA	USB_85D	USB		USB_CAMERA_P	6 18 40
USB_CAMERA	USB_85D	USB		USB_CAMERA_N	6 18 40
USB_CAMERA	USB_85D	USB		USB_CAMERA_CONN_P	
USB_CAMERA	USB_85D	USB		USB_CAMERA_CONN_N	
USB_BT	USB_85D	USB		USB_BT_P	6 24 37
USB_BT	USB_85D	USB		USB_BT_N	6 24 37
USB_TPAD	USB_85D	USB		USB_TPAD_P	49
USB_TPAD	USB_85D	USB		USB_TPAD_N	49
USB_IR	USB_85D	USB		USB_IR_P	
USB_IR	USB_85D	USB		USB_IR_N	
USB_SDCARD	USB_85D	USB		USB_SDCARD_P	24 33
USB_SDCARD	USB_85D	USB		USB_SDCARD_N	24 33
USB_BRCRYPT	USB_85D	USB		USB_BRCRYPT_P	
USB_BRCRYPT	USB_85D	USB		USB_BRCRYPT_N	
PCH_USB_BIAS	PCH_USB_BIAS			PCH_USB_BIAS	18
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCIE_CLK100M_PCH_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCIE_CLK100M_PCH_N	16 25
	CLK_PCIE_90D	CLK_PCIE		FSB_CLK133M_PCH_P	8
	CLK_PCIE_90D	CLK_PCIE		FSB_CLK133M_PCH_N	8
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCH_CLK96M_DOT_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCH_CLK96M_DOT_N	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCH_CLK100M_SATA_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCH_CLK100M_SATA_N	16 25
	CPH_50S	CLK_PCIE		PCH_CLK14P3M_REFCLK	16 25
	CPH_50S	CLK_PCIE		PCH_CLK33M_PCIEIN	16 25
GFX_CLK_DPLLSS	CLK_PCIE_90D	CLK_PCIE		GFX_CLK120M_DPLLSS_P	
GFX_CLK_DPLLSS	CLK_PCIE_90D	CLK_PCIE		GFX_CLK120M_DPLLSS_N	

SYMC_MATTERS-11_CONSTRAINTS SYMC_DATE-04/06/2011

PAGE TITLE: PCH Constraints 1

Apple Inc. DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 102 OF 109 SHEET: 69 OF 75

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC_50S and CLK_LPC_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK_LPC.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_SLOW_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPT_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPT.

DisplayPort Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes DP_85D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes DISPLAYPORT.

PCI-Express Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCIe_85D and CLK_PCIe_90D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes PCIe.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_PCIE.

System Clock Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK_SLOW_55S and CLK_25M_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_SLOW and CLK_25M.

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various electrical constraints for PCH nets like IEC_AD, SMBUS_PCH_CLK, HDA_BIT_CLK, etc.

Chipset Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various electrical constraints for chipset nets like DP_EXTM_ML, PCIE_T29_R2D_C, etc.

Clock Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists clock net properties like SYSCLK_CLK32K_RTC, SYSCLK_CLK25M_SB, etc.

Apple Inc. PCH Constraints 2. Drawing Number: 051-8870. Revision: 3.13.0. Includes a table with columns: DRAWING NUMBER, REVISION, SHEET, and SIZE.

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50G	*	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	+3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR_DATA	*	8MIL	?

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	+3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	ENET_50S	ENET_3X	BCM5764 CLK25M XTALI
	ENET_50S	ENET_3X	BCM5764 CLK25M XTALO
	ENET_50S	ENET_3X	ENET RESET L
	ENET_100D	ENET_MDI	ENET MDI P<3..0>
	ENET_100D	ENET_MDI	ENET MDI N<3..0>
	ENET_50S	ENET_CR_DATA	ENET CR_DATA<7..0>
	ENET_50S	ENET_CR_DATA	ENET CR_CMD
	ENET_50S	ENET_CR_DATA	ENET CR_CLK
	ENET_50S	ENET_CR_DATA	SDCONN DATA<7..0>
	ENET_50S	ENET_CR_DATA	SDCONN CMD
	ENET_50S	ENET_CR_DATA	SDCONN CLK

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	FW_110D	FW_TP	FW P0 TPA P
	FW_110D	FW_TP	FW P0 TPA N
	FW_110D	FW_TP	FW P0 TPB P
	FW_110D	FW_TP	FW P0 TPB N
	FW_110D	FW_TP	FW P1 TPA P
	FW_110D	FW_TP	FW P1 TPA N
	FW_110D	FW_TP	FW P1 TPB P
	FW_110D	FW_TP	FW P1 TPB N
	Port 2 Not Used		

Ethernet/FW Constraints		DRAWING NUMBER	051-8870	SIZE	D
Apple Inc.		REVISION	3.13.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	104 OF 109		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 75		
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	+2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	+2x_DIELECTRIC	?

DP/T29 Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF
T29DP_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	+5x_DIELECTRIC	?	T29DP	TOP_BOTTOM	+7x_DIELECTRIC	?


SOURCE: Bill Cornelius's T29 Routing Notes

T29 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0>	34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0>	34
DP_T29SNK0_MI	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0>	34
DP_T29SNK0_MI	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0>	34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C P	34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C N	34
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P	34
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N	34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0>	34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0>	34
DP_T29SNK1_MI	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0>	34
DP_T29SNK1_MI	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0>	34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P	34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N	34
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P	34
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N	34
T29_I2C_55S	T29_I2C	I2C T29 SCL		34 44
T29_I2C_55S	T29_I2C	I2C T29 SDA		34 44
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29_SPI_CLK	34
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29_SPI MOSI	34
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29_SPI MISO	34
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29_SPI CS L	34
T29DP_80D	T29DP	T29 R2D C P<3..0>		34 44
T29DP_80D	T29DP	T29 R2D C N<3..0>		34 44
T29DP_80D	T29DP	T29 D2R P<3..0>		34 44
T29DP_80D	T29DP	T29 D2R N<3..0>		34 44
T29_R2D0	T29DP_80D	T29DP	T29 R2D P<0>	44
T29_R2D0	T29DP_80D	T29DP	T29 R2D N<0>	44
T29_R2D1	T29DP_80D	T29DP	T29 R2D P<1>	44
T29_R2D1	T29DP_80D	T29DP	T29 R2D N<1>	44
T29DP_80D	T29DP	T29DP	T29 R2D C F P<1..0>	44
T29DP_80D	T29DP	T29DP	T29 R2D C F N<1..0>	44
T29_D2R0	T29DP_80D	T29DP	T29 D2R C P<0>	44 45
T29_D2R0	T29DP_80D	T29DP	T29 D2R C N<0>	44 45
T29_D2R1	T29DP_80D	T29DP	T29 D2R C P<1>	44 45
T29_D2R1	T29DP_80D	T29DP	T29 D2R C N<1>	44 45
T29DP_80D	T29DP	T29DP	T29DPA D2R1 AUXCH P	45
T29DP_80D	T29DP	T29DP	T29DPA D2R1 AUXCH N	45
T29DP_80D	T29DP	T29DP	DP SDRVA ML C P<3..0>	44
T29DP_80D	T29DP	T29DP	DP SDRVA ML C N<3..0>	44
T29DP_80D	T29DP	T29DP	DP SDRVA ML R P<3..0>	44
T29DP_80D	T29DP	T29DP	DP SDRVA ML R N<3..0>	44
DP_SDRVA_MI_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<0>	44
DP_SDRVA_MI_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<0>	44
DP_SDRVA_MI_ODD	T29DP_80D	T29DP	DP SDRVA ML P<1>	44
DP_SDRVA_MI_ODD	T29DP_80D	T29DP	DP SDRVA ML N<1>	44
DP_SDRVA_MI_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<2>	44
DP_SDRVA_MI_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<2>	44
DP_SDRVA_MI_ODD	T29DP_80D	T29DP	DP SDRVA ML P<3>	44
DP_SDRVA_MI_ODD	T29DP_80D	T29DP	DP SDRVA ML N<3>	44
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH P	44
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH N	44
T29DP_80D	T29DP	T29DP	DP SDRVA AUXCH C P	44
T29DP_80D	T29DP	T29DP	DP SDRVA AUXCH C N	44
T29DPA_MI_ODD			T29DPA ML P<1>	44 45
T29DPA_MI_ODD			T29DPA ML N<1>	44 45
T29DPA_MI_ODD			T29DPA ML P<3>	44 45
T29DPA_MI_ODD			T29DPA ML N<3>	44 45
T29DP_80D	T29DP	T29DP	T29DPA ML P<3..0>	44 45
T29DP_80D	T29DP	T29DP	T29DPA ML N<3..0>	44 45
T29DP_80D	T29DP	T29DP	T29DPA ML C P<3..0>	44 45
T29DP_80D	T29DP	T29DP	T29DPA ML C N<3..0>	44 45
DP_A_EXT_AUXCH	T29DP_80D	T29DP	DP A EXT AUXCH P	44 45
DP_A_EXT_AUXCH	T29DP_80D	T29DP	DP A EXT AUXCH N	44 45

T29 IC Net Properties

T29/DP Net Properties

SYMC_MATTERS-11_CONSTRAINTS		SYMC_DATE-14/05/2011	
PAGE TITLE			
T29 Constraints			
 Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	105 OF 109
		SHEET	72 OF 75

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	-STANDARD	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB		SMBUS_SMC_A_S3_SCL 44
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB		SMBUS_SMC_A_S3_SDA 44
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB		SMBUS_SMC_B_S0_SCL 44
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB		SMBUS_SMC_B_S0_SDA 44
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB		SMBUS_SMC_0_S0_SCL 44
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB		SMBUS_SMC_0_S0_SDA 44
SMBUS_SMC_BSA_SCL	SMB_50S	SMB		SMBUS_SMC_BSA_SCL 6 44
SMBUS_SMC_BSA_SDA	SMB_50S	SMB		SMBUS_SMC_BSA_SDA 6 44
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB		SMBUS_SMC_MGMT_SCL 44
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB		SMBUS_SMC_MGMT_SDA 44

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
CHGR_CSI	1T01_DIFFPAIR			CHGR_CSI_P 53
	1T01_DIFFPAIR			CHGR_CSI_N 53
CHGR_CSO	1T01_DIFFPAIR			CHGR_CSO_P 53
	1T01_DIFFPAIR			CHGR_CSO_N 53

D

D

C


C

B

B

A

A

SMC CONSTRAINTS		SMC CONSTRAINTS	
PAGE TITLE			
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-8870	SIZE
	REVISION	3.13.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		106 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		73 OF 75	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET TABLE with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

SPACING_RULE_SET TABLE with columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

SPACING_RULE_SET TABLE with columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

SPACING_RULE_SET TABLE with columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

NET_SPACING_TYPE1 TABLE with columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

PHYSICAL_RULE_SET TABLE with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

A Memory Constraint Relaxations

PHYSICAL_RULE_SET TABLE with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

K21/K78 Specific Net Properties TABLE with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET TABLE with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING

K21/K78 Specific Net Properties TABLE with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET TABLE with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING

Project Specific Constraints. Apple Inc. DRAWING NUMBER: 051-8870. REVISION: 3.13.0. NOTICE OF PROPRIETARY PROPERTY.

K901 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL. OF MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.140 MM	0.140 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.1 MM			
37_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.160 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
37_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.2 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL4, ISL9	Y	0.155MM	0.155 MM		0.130 MM	0.130 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL10	Y	0.095 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.115 MM	0.115 MM		0.170 MM	0.170 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.195 MM	0.195 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL10	Y	0.074 MM	0.074 MM		0.250 MM	0.250 MM
100_OHM_DIFF	ISL4, ISL9	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM

NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL10	N	0.070 MM	0.070 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL4, ISL9	Y	0.071 MM	0.071 MM		0.300 MM	0.300 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.280 MM	0.280 MM

NOTE: These are Intel recommended impedances for PEG, unused on K901.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SE	TOP, BOTTOM	Y	0.120 MM	0.165 MM			
48_OHM_SE	*	Y	0.097 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL10	Y	0.110 MM	0.110 MM		0.170 MM	0.170 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.129 MM	0.129 MM		0.170 MM	0.170 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.180 MM	0.180 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_DIFF_BGA	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
85_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
85_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 85_DIFF_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_DIFF_BGA	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
90_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
90_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 90_DIFF_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYMC MASTER-11 CONSTRAINTS		SYMC DATE: 06/06/2011	
PAGE TITLE			
PCB Rule Definitions			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	109 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	75 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			