

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2010-10-12

SCHEM, FLYING DUTCHMAN, MLB, K91F

REV B RELEASE, 01/31/11

Page	Contents	Sync	Date	Page	Contents	Sync	Date	Page	Contents	Sync	Date
1	Table of Contents	MASTER	MASTER	46	LPC+SPI Debug Connector	K18_MLB	04/27/2010	91	Memory Constraints	K18_MLB	04/27/2010
2	System Block Diagram	K17_REF	06/30/2009	47	SMBus Connections	K18_MLB	04/27/2010	92	PCH Constraints 1	K92_MLB	08/09/2010
3	Power Block Diagram	K17_REF	06/30/2009	48	Voltage & Load Side Current Sensing	K91_DINESH	08/16/2010	93	PCH Constraints 2	K92_MLB	08/09/2010
4	Revision History	MASTER	MASTER	49	High Side and CPU/AXG Current Sensing	K91_DINESH	10/29/2010	94	Ethernet/FW Constraints	K91_ERIC	08/03/2010
5	BOM Configuration	K17_REF	05/28/2009	50	Thermal Sensors	K91_DINESH	09/22/2010	95	T29 Constraints	T29_REF	10/16/2010
6	Functional / ICT Test	K18_MLB	04/27/2010	51	Fan Connectors	K18_MLB	04/27/2010	96	SMC Constraints	K18_MLB	04/27/2010
7	Power Aliases	K18_MLB	04/27/2010	52	WELLSPRING 1	K91_ERIC	10/08/2010	97	GPU (Whistler) CONSTRAINTS	K92_MLB	08/09/2010
8	Signal Aliases	K18_MLB	04/27/2010	53	WELLSPRING 2	K91_ERIC	07/14/2010	98	Project Specific Constraints	K18_MLB	04/27/2010
9	CPU DMI/PEG/FDI/RSVD	K92_SUMA	06/21/2010	54	Digital Accelerometer	K91_DINESH	08/06/2010	99	PCB Rule Definitions	K18_MLB	04/27/2010
10	CPU CLOCK/MISC/JTAG	K92_MLB	08/03/2010	55	SPI ROM	K91_BEN	06/08/2010	100	DEBUG SENSORS AND ADC	K91_DINESH	08/06/2010
11	CPU DDR3 INTERFACES	K92_SUMA	06/15/2010	56	AUDIO: CODEC/REGULATOR	K91_AUDIO	09/30/2010	101	Power Supplies BIST	K91_DINESH	08/18/2010
12	CPU POWER	K92_MLB	08/03/2010	57	AUDIO: LINE INPUT FILTER	K91_AUDIO	07/12/2010				
13	CPU POWER AND GND	K92_SUMA	06/15/2010	58	AUDIO: HEADPHONE FILTER	K91_AUDIO	07/12/2010				
14	CPU DECOUPLING-I	K92_MLB	08/19/2010	59	AUDIO: SPEAKER AMP	K91_AUDIO	07/12/2010				
15	CPU DECOUPLING-II	K92_MLB	08/19/2010	60	AUDIO: JACKS	K91_AUDIO	09/30/2010				
16	PCH SATA/PCIE/CLK/LPC/SPI	K91_MLB	10/19/2010	61	AUDIO: JACK TRANSLATORS	K91_AUDIO	09/21/2010				
17	PCH DMI/FDI/GRAPHICS	K92_MLB	07/06/2010	62	DC-In & Battery Connectors	K91_ERIC	10/08/2010				
18	PCH PCI/FLASHCACHE/USB	K92_MLB	07/06/2010	63	PBus Supply & Battery Charger	K91_CHANG	07/20/2010				
19	PCH MISC	K91_MLB	10/20/2010	64	System Agent Supply	K91_ERIC	10/08/2010				
20	PCH POWER	K92_MLB	07/06/2010	65	5V / 3.3V Power Supply	K91_ERIC	10/08/2010				
21	PCH GROUNDS	K92_MLB	04/30/2010	66	1.5V DDR3 Supply	K91_ERIC	10/08/2010				
22	PCH DECOUPLING	K92_MLB	07/06/2010	67	CPU IMVP7 & AXG VCore Regulator	K91_ERIC	10/08/2010				
23	CPU & PCH XDP	K91_MLB	10/17/2010	68	CPU IMVP7 & AXG VCore Output	K91_ERIC	09/22/2010				
24	USB HUBS	K91_ERIC	10/08/2010	69	CPU VCCIO (1.05V) Power Supply	K91_ERIC	10/08/2010				
25	Chipset Support	K92_MLB	07/06/2010	70	Misc Power Supplies	K91_ERIC	11/01/2010				
26	DDR3 SO-DIMM Connector A	K92_SUMA	06/23/2010	71	Power FETs	K91_MARY	10/14/2010				
27	DDR3 Byte/Bit Swaps	K92_SUMA	05/10/2010	72	Power Control 1/ENABLE	K91_MARY	07/22/2010				
28	DDR3 SO-DIMM Connector B	K92_SUMA	06/23/2010	73	Whistler PCI-E	K92_SUMA	06/15/2010				
29	CPU Memory S3 Support	K18_MLB	04/27/2010	74	Whistler CORE/FB POWER	K92_SUMA	06/15/2010				
30	FSB/DDR3/FRAMEBUF Vref Margining	K18_MLB	04/27/2010	75	Whistler FRAME BUFFER I/F	K92_MLB	08/03/2010				
31	X19/ALS/CAMERA CONNECTOR	K91_MARY	10/08/2010	76	GDDR5 Frame Buffer A	K92_MLB	08/19/2010				
32	SD READER CONNECTOR	K91_ERIC	10/08/2010	77	GDDR5 Frame Buffer B	K92_MLB	08/19/2010				
33	T29 Host (1 of 2)	T29_REF	10/12/2010	78	Whistler LVDS/DP/GPIO	K92_MLB	12/01/2010				
34	T29 Host (2 of 2)	T29_REF	10/12/2010	79	Whistler GPIOs & STRAPS	K92_MLB	11/23/2010				
35	T29 Power Support	T29_REF	10/12/2010	80	Whistler DP PWR/GNDs	K92_SUMA	06/15/2010				
36	ETHERNET PHY (CAESAR IV)	K91_ERIC	10/11/2010	81	GPU (Whistler) CORE SUPPLY	K91_ERIC	12/21/2010				
37	Ethernet Connector	K91_TRINHNI	05/26/2010	82	LVDS Display Connector	K18_MLB	04/27/2010				
38	FireWire LLC/PHY (FW643)	K18_MLB	04/27/2010	83	Muxed Graphics Support	K92_MLB	11/21/2010				
39	FireWire Port & PHY Power	T27_REF	06/10/2010	84	DisplayPort/T29 A MUXing	T29_REF	10/16/2010				
40	FireWire Connector	T27_REF	06/10/2010	85	DisplayPort/T29 A Connector	T29_REF	10/16/2010				
41	SATA/IR/SIL Connectors	K91_ERIC	11/08/2010	86	1V0 GPU / 1V5 FB Power Supply	K91_ERIC	10/08/2010				
42	External USB Connectors	K91_ERIC	10/08/2010	87	Graphics MUX (GMUX)	K91_MARY	08/03/2010				
43	Front Flex Support	K18_MLB	04/27/2010	88	LCD Backlight Driver	K90I_KIRAN	06/25/2010				
44	SMC	K91_BEN	07/12/2010	89	Power Sequencing EG/PCH S0	K91_MARY	08/03/2010				
45	SMC Support	K91_BEN	07/12/2010	90	CPU Constraints	K92_MLB	08/09/2010				


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8620	1	SCHEM, MLB, K91	SCH	CRITICAL	
820-2915	1	PCBF, MLB, K91	PCB	CRITICAL	


DRAWING TITLE=MLB
 ABBREV=DRAWING
 LAST_MODIFIED=Mon Jan 31 12:49:37 2011

DRAWING TITLE		SCHEM, MLB, K91	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	1 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	1 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	2 OF 132
		SHEET	2 OF 101

K91 POWER SYSTEM ARCHITECTURE



SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
PAGE TITLE			
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	3 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	3 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=MASTER		SYNC DATE=MASTER	
Revision History			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	4 OF 132
		SHEET	4 OF 101

BOM Variants

Table with columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Lists various PCBA variants like 639-1468, 639-1972, etc.

K91 BOM GROUPS

Table with columns: BOM GROUP, BOM OPTIONS. Lists K91 groups like K91_COMMON, K91_COMMON1, etc.

Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists various module components like CPUs, GPUs, and connectors.

ETHERNET ROM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists Ethernet ROM components.

Bar Code Labels / EEEE #'s

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists bar code labels and their corresponding EEEE numbers.

Alternate Parts

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists alternate parts for various components.

Programmables - All Builds

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists programmable components for all builds.

SMC

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists SMC components.

EFI ROM


Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists EFI ROM components.

PSOC

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists PSOC components.

BOM Configuration form with fields for SYNC MASTER, SYNC DATE, Apple Inc. logo, and revision information.

Functional Test Points



J5713 (KEY BOARD CONN) table listing test points for keys like WS_KBD1, WS_KBD2, WS_KBD3, etc.

J6950 (BIL CABLE CONN) table listing test points for SMC_LID_R, SMC_LID_L, IR_RX_OUT, etc.

POWER RAILS FUNC TEST table listing test points for PM_SLP_S3_L, PPOV75_S0_DDRVT, PP18V5_S0, etc.

NC NO TESTS table listing test points for TP_FW643_NAND_TREE, TP_FW643_OCR10_CTL, etc.

FUNC TEST table listing test points for TP_ISSP_SCLK_P1_1, TP_ISSP_SDATA_P1_0, TP_LCD_BKLT_PWM, etc.

NO TEST=TRUE table listing test points for T29_D2R_P<1.0>, T29_D2R_N<1.0>, T29_D2R_C_P<1.0>, etc.


NO TEST table listing test points for TP_FW643_VAUX_ENABLE, TP_FW643_VRUF, TP_FW643_TCK, etc.

ICT Test Points


ICT Test Points table listing test points for CPU_NO_TESTS, NC_NO_TESTS, NC_NO_TESTS2, and PCH_ALIASES.

NC NO TESTS table listing test points for NC_SMC_FAN_3_TACH, NC_SMC_FAN_2_TACH, NC_SMC_FAN_1_TACH, etc.

Functional / ICT Test header with Apple Inc. logo, drawing number, revision, and page information (7 OF 132).



SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
Signal Aliases		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		9 OF 132	
SHEET		8 OF 101	



NOTE:
Intel is investigating processor driven VREF_DQ generation. This connection is to support the same.

FOR SANDYBRIDGE PROCESSOR

CFG [7] :PEG DEFER TRAINING
 CFG [6+5] :PCIE BIFURCATION
 CFG [4] :eDP ENABLE/DISABLE
 CFG [3] :PCIE x4 LANE REVERSAL
 CFG [2] :PCIE x16 LANE REVERSAL


1 = (DEFAULT) IMMEDIATELY AFTER xxRESETB 0 = WAIT FOR BIOS
 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
 1 = DISABLED 0 = ENABLED
 1 = NORMAL OPERATION 0 = LANES REVERSED
 1 = NORMAL OPERATION 0 = LANES REVERSED

CPU DMI/PEG/FDI/RSVD

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

DRAWING NUMBER: CPU DMI/PEG/FDI/RSVD
 REVISION: 1
 BRANCH: 10 OF 132
 SHEET: 9 OF 101




PAGE TITLE		DRAWING NUMBER	SIZE
CPU CLOCK/MISC/JTAG			D
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	11 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	10 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


D
C
B
A

D
C
B
A


U1000 SANDY-BRIDGE MOBILE-REV1 BGA (SYM 3 OF 11)




U1000 SANDY-BRIDGE MOBILE-REV1 BGA (SYM 4 OF 11)



U1000 SANDY-BRIDGE MOBILE-REV1 BGA (SYM 4 OF 11)



U1000 SANDY-BRIDGE MOBILE-REV1 BGA (SYM 4 OF 11)




SYNC DATE=06/15/2010

CPU DDR3 INTERFACES

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 12 OF 132
SHEET: 11 OF 101



PLACEMENT NOTE: Please place all sense line resistors on BOTTOM side.
 NOTE: Intel validation sense lines per doc 439028 rev1.0
 HR_PPDG sections 6.2.1 and 6.3.1.


SYNC MASTER=K92 MLB SYNC DATE=08/03/2010


CPU POWER

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	13 OF 132
SHEET	12 OF 101




PAGE TITLE		
CPU POWER AND GND		
 Apple Inc.		DRAWING NUMBER D
REVISION		
BRANCH		
PAGE 14 OF 132		
SHEET 13 OF 101		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		

CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 28x 1uF 0402 (NOSTUFF)
Apple Implementation: 4x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 16x 22uF 0603, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0603 (NOSTUFF)


PLACEMENT_NOTE (C1600-C16C7):

Place on bottom side of U1000




PLACEMENT_NOTE (C1620-C1623):

Place near U1000 on bottom side




PLACEMENT_NOTE (C1624-C16D5):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1640-C1645):

Place near inductors on bottom side.




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402
Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402


PLACEMENT_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):


Place near U1000 on bottom side




Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



CPU VCCPLL DECOUPLING




SYNC MASTER=K92 MLB		SYNC DATE=08/19/2010	
CPU DECOUPLING-I			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	16 OF 132
		SHEET	14 OF 101

VAXG DECOUPLING

Intel recommendation: 2x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 6x 22uF 0805, 2x 22uF 0805 (NOSTUFF), 6x 10uF 0603, 2x 10uF 0603 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)
Apple Implementation: 2x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 6x 22uF 0603, 2x 22uF 0603 (NOSTUFF), 6x 10uF 0402, 2x 10uF 0402 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)


PLACEMENT_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1734-C1735):

Place near inductors on bottom side.




CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






CPU VCCSA DECOUPLING


Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402
Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT_NOTE (C1758-C1762):

Place on bottom side of U1000



PAGE TITLE		SYNC MASTER=K92 MLB		SYNC DATE=08/19/2010	
CPU DECOUPLING-II					
Apple Inc.			DRAWING NUMBER	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			REVISION		
			BRANCH		
			PAGE	17 OF 132	
			SHEET	15 OF 101	



Apple Inc. logo and text: Apple Inc. NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SYNCH MASTER=K91 MLB SYNC DATE=10/19/2010


PCH SATA/PCIE/CLK/LPC/SPI

DRAWING NUMBER: PCH SATA/PCIE/CLK/LPC/SPI

REVISION: D

PAGE: 18 OF 132


SHEET: 16 OF 101



DF_TVS:DMI & FDI Term Voltage
Set to V88 when High

PLACE_NEAR=U1800.T43:2.54mm

PAGE TITLE		DRAWING NUMBER	SIZE
PCH DMI/FDI/GRAPHICS			D
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	17 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K92 MLB SYNC DATE=07/06/2010

PCH PCI/FLASHCACHE/USB


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	20 OF 132
SHEET	18 OF 101



GPIO ISOLATION CIRCUIT



This has internal pull up and should not pulled low. THIS SIGNAL IS INTENDED FOR FIRMWARE HUB AND WE ARE NOT USING IT.



SYNC MASTER=K91 MLB SYNC DATE=10/20/2010

PCH MISC

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	21 OF 132
SHEET	19 OF 101




SYNC MASTER=K92 MLB SYNC DATE=04/30/2010

PCH GROUNDS	
Apple Inc.	DRAWING NUMBER: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION: BRANCH: PAGE: 23 OF 132 SHEET: 21 OF 101



SYNC MASTER=K92 MLB		SYNC DATE=07/06/2010	
PAGE TITLE			
PCH DECOUPLING			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	24 OF 132
		SHEET	22 OF 101



BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM0_0, HUB1_NONREM0_1
HUB1_1NONREM	HUB1_NONREM1_0, HUB1_NONREM1_1
HUB1_2NONREM	HUB1_NONREM1_1, HUB1_NONREM1_0
HUB1_3NONREM	HUB1_NONREM1_1, HUB1_NONREM1_1
HUB2_ALLREM	HUB2_NONREM1_0, HUB2_NONREM1_0
HUB2_1NONREM	HUB2_NONREM1_0, HUB2_NONREM1_1
HUB2_2NONREM	HUB2_NONREM1_1, HUB2_NONREM1_0
HUB2_3NONREM	HUB2_NONREM1_1, HUB2_NONREM1_1

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U2600,U2650	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U2600,U2650	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U2600,U2650	CRITICAL	USBHUB_2061
338S0923	2	SMSC USX2513B	U2600,U2650	CRITICAL	USBHUB_2513B

T29 - no longer used, pulled up to 3V3 S0

IR Receiver

External B

External C

Bluetooth

Trackpad/Keyboard

External A

SD Card/Express Card

SYNC MASTER=K91 ERIC SYNC DATE=10/08/2010

USB HUBS


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 26 OF 132
SHEET: 24 OF 101

Platform Reset Connections


Unbuffered



Buffered




Buffered CPU reset




NOTE: This page is different for K92. ENET_RESET_L hooked up differently on both the projects.



Ethernet WAKE# Isolation



ENET_MEDIA_SENSE ISOLATION CIRCUIT



PCH Reset Button



System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO_25M_A: SB power rail for XTAL circuit.
VDDIO_25M_B: Ethernet power rail for XTAL circuit.
VDDIO_25M_C: T29 power rail for XTAL circuit.

NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.


PP3V42_G3H Coin-Cell: VBAT (300-ohm & 10uF RC)
No Coin-Cell: 3.42V G3Hot (no RC)

PP3V3_S5 Coin-Cell & G3Hot: 3.42V G3Hot
Coin-Cell & No G3Hot: 3.3V S5
No Coin-Cell: 3.3V S5

GreenClk 25MHz Power PP3V3_ENET No bypass necessary

Ethernet XTAL Power PP3V3_ENET
SB XTAL Power PP1V8_S0
T29 XTAL Power PP3V3_T29

VBAT and +V3.3A are internally Ored to create VDD_RTC_OUT.
+V3.3A should be first available ~3.3V power to reduce VBAT draw.



NOTE: 30 PPM crystal required

SYNC MASTER=K92 MLB		SYNC DATE=07/06/2010	
Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	28 OF 132
		SHEET	25 OF 101


DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_A
 - =PP1V5_S3_MEM_A
 - =PP0V75_S0_MEM_VTT_A
 - =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_S0DIMM_SCL
 - =I2C_S0DIMM_SDA

BOM options provided by this page:
 (NONE)



SYNC MASTER=K92 SUMA SYNC DATE=06/23/2010

DDR3 SO-DIMM Connector A

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 29 OF 132
 SHEET: 26 OF 101

D

D

C

C

B

B

A

A

CPU CHANNEL A DQS 0 -> DIMM A DQS 0

MEM_A_DQS_N<0> MAKE_BASE=TRUE ==MEM_A_DQS_N<0>

MEM_A_DQS_P<0> MAKE_BASE=TRUE ==MEM_A_DQS_P<0>

MEM_A_DQ<7> MAKE_BASE=TRUE ==MEM_A_DQ<3>

MEM_A_DQ<6> MAKE_BASE=TRUE ==MEM_A_DQ<6>

MEM_A_DQ<5> MAKE_BASE=TRUE ==MEM_A_DQ<5>

MEM_A_DQ<4> MAKE_BASE=TRUE ==MEM_A_DQ<4>

MEM_A_DQ<3> MAKE_BASE=TRUE ==MEM_A_DQ<7>

MEM_A_DQ<2> MAKE_BASE=TRUE ==MEM_A_DQ<0>

MEM_A_DQ<1> MAKE_BASE=TRUE ==MEM_A_DQ<1>

MEM_A_DQ<0> MAKE_BASE=TRUE ==MEM_A_DQ<2>

CPU CHANNEL A DQS 1 -> DIMM A DQS 1

MEM_A_DQS_N<1> MAKE_BASE=TRUE ==MEM_A_DQS_N<1>

MEM_A_DQS_P<1> MAKE_BASE=TRUE ==MEM_A_DQS_P<1>

MEM_A_DQ<15> MAKE_BASE=TRUE ==MEM_A_DQ<15>

MEM_A_DQ<14> MAKE_BASE=TRUE ==MEM_A_DQ<14>

MEM_A_DQ<13> MAKE_BASE=TRUE ==MEM_A_DQ<12>

MEM_A_DQ<12> MAKE_BASE=TRUE ==MEM_A_DQ<13>

MEM_A_DQ<11> MAKE_BASE=TRUE ==MEM_A_DQ<10>

MEM_A_DQ<10> MAKE_BASE=TRUE ==MEM_A_DQ<11>

MEM_A_DQ<9> MAKE_BASE=TRUE ==MEM_A_DQ<9>

MEM_A_DQ<8> MAKE_BASE=TRUE ==MEM_A_DQ<8>

CPU CHANNEL A DQS 2 -> DIMM A DQS 2

MEM_A_DQS_N<2> MAKE_BASE=TRUE ==MEM_A_DQS_N<2>

MEM_A_DQS_P<2> MAKE_BASE=TRUE ==MEM_A_DQS_P<2>

MEM_A_DQ<23> MAKE_BASE=TRUE ==MEM_A_DQ<23>

MEM_A_DQ<22> MAKE_BASE=TRUE ==MEM_A_DQ<22>

MEM_A_DQ<21> MAKE_BASE=TRUE ==MEM_A_DQ<17>

MEM_A_DQ<20> MAKE_BASE=TRUE ==MEM_A_DQ<20>

MEM_A_DQ<19> MAKE_BASE=TRUE ==MEM_A_DQ<19>

MEM_A_DQ<18> MAKE_BASE=TRUE ==MEM_A_DQ<18>

MEM_A_DQ<17> MAKE_BASE=TRUE ==MEM_A_DQ<16>

MEM_A_DQ<16> MAKE_BASE=TRUE ==MEM_A_DQ<21>

CPU CHANNEL A DQS 3 -> DIMM A DQS 3

MEM_A_DQS_N<3> MAKE_BASE=TRUE ==MEM_A_DQS_N<3>

MEM_A_DQS_P<3> MAKE_BASE=TRUE ==MEM_A_DQS_P<3>

MEM_A_DQ<31> MAKE_BASE=TRUE ==MEM_A_DQ<31>

MEM_A_DQ<30> MAKE_BASE=TRUE ==MEM_A_DQ<30>

MEM_A_DQ<29> MAKE_BASE=TRUE ==MEM_A_DQ<29>

MEM_A_DQ<28> MAKE_BASE=TRUE ==MEM_A_DQ<28>

MEM_A_DQ<27> MAKE_BASE=TRUE ==MEM_A_DQ<27>

MEM_A_DQ<26> MAKE_BASE=TRUE ==MEM_A_DQ<26>

MEM_A_DQ<25> MAKE_BASE=TRUE ==MEM_A_DQ<25>

MEM_A_DQ<24> MAKE_BASE=TRUE ==MEM_A_DQ<24>

CPU CHANNEL A DQS 4 -> DIMM A DQS 4

MEM_A_DQS_N<4> MAKE_BASE=TRUE ==MEM_A_DQS_N<4>

MEM_A_DQS_P<4> MAKE_BASE=TRUE ==MEM_A_DQS_P<4>

MEM_A_DQ<39> MAKE_BASE=TRUE ==MEM_A_DQ<38>

MEM_A_DQ<38> MAKE_BASE=TRUE ==MEM_A_DQ<37>

MEM_A_DQ<37> MAKE_BASE=TRUE ==MEM_A_DQ<39>

MEM_A_DQ<36> MAKE_BASE=TRUE ==MEM_A_DQ<33>

MEM_A_DQ<35> MAKE_BASE=TRUE ==MEM_A_DQ<35>

MEM_A_DQ<34> MAKE_BASE=TRUE ==MEM_A_DQ<34>

MEM_A_DQ<33> MAKE_BASE=TRUE ==MEM_A_DQ<32>

MEM_A_DQ<32> MAKE_BASE=TRUE ==MEM_A_DQ<32>

CPU CHANNEL A DQS 5 -> DIMM A DQS 5

MEM_A_DQS_N<5> MAKE_BASE=TRUE ==MEM_A_DQS_N<5>

MEM_A_DQS_P<5> MAKE_BASE=TRUE ==MEM_A_DQS_P<5>

MEM_A_DQ<47> MAKE_BASE=TRUE ==MEM_A_DQ<47>

MEM_A_DQ<46> MAKE_BASE=TRUE ==MEM_A_DQ<41>

MEM_A_DQ<45> MAKE_BASE=TRUE ==MEM_A_DQ<43>

MEM_A_DQ<44> MAKE_BASE=TRUE ==MEM_A_DQ<44>

MEM_A_DQ<43> MAKE_BASE=TRUE ==MEM_A_DQ<40>

MEM_A_DQ<42> MAKE_BASE=TRUE ==MEM_A_DQ<46>

MEM_A_DQ<41> MAKE_BASE=TRUE ==MEM_A_DQ<42>

MEM_A_DQ<40> MAKE_BASE=TRUE ==MEM_A_DQ<45>

CPU CHANNEL A DQS 6 -> DIMM A DQS 6

MEM_A_DQS_N<6> MAKE_BASE=TRUE ==MEM_A_DQS_N<6>

MEM_A_DQS_P<6> MAKE_BASE=TRUE ==MEM_A_DQS_P<6>

MEM_A_DQ<55> MAKE_BASE=TRUE ==MEM_A_DQ<49>

MEM_A_DQ<54> MAKE_BASE=TRUE ==MEM_A_DQ<54>

MEM_A_DQ<53> MAKE_BASE=TRUE ==MEM_A_DQ<55>

MEM_A_DQ<52> MAKE_BASE=TRUE ==MEM_A_DQ<52>

MEM_A_DQ<51> MAKE_BASE=TRUE ==MEM_A_DQ<51>

MEM_A_DQ<50> MAKE_BASE=TRUE ==MEM_A_DQ<50>

MEM_A_DQ<49> MAKE_BASE=TRUE ==MEM_A_DQ<53>

MEM_A_DQ<48> MAKE_BASE=TRUE ==MEM_A_DQ<48>

CPU CHANNEL A DQS 7 -> DIMM A DQS 7

MEM_A_DQS_N<7> MAKE_BASE=TRUE ==MEM_A_DQS_N<7>

MEM_A_DQS_P<7> MAKE_BASE=TRUE ==MEM_A_DQS_P<7>

MEM_A_DQ<63> MAKE_BASE=TRUE ==MEM_A_DQ<59>

MEM_A_DQ<62> MAKE_BASE=TRUE ==MEM_A_DQ<58>

MEM_A_DQ<61> MAKE_BASE=TRUE ==MEM_A_DQ<56>

MEM_A_DQ<60> MAKE_BASE=TRUE ==MEM_A_DQ<61>

MEM_A_DQ<59> MAKE_BASE=TRUE ==MEM_A_DQ<63>

MEM_A_DQ<58> MAKE_BASE=TRUE ==MEM_A_DQ<62>

MEM_A_DQ<57> MAKE_BASE=TRUE ==MEM_A_DQ<57>

MEM_A_DQ<56> MAKE_BASE=TRUE ==MEM_A_DQ<60>

CPU CHANNEL B DQS 0 -> DIMM B DQS 0

MEM_B_DQS_N<0> MAKE_BASE=TRUE ==MEM_B_DQS_N<0>

MEM_B_DQS_P<0> MAKE_BASE=TRUE ==MEM_B_DQS_P<0>

MEM_B_DQ<7> MAKE_BASE=TRUE ==MEM_B_DQ<6>

MEM_B_DQ<6> MAKE_BASE=TRUE ==MEM_B_DQ<3>

MEM_B_DQ<5> MAKE_BASE=TRUE ==MEM_B_DQ<5>

MEM_B_DQ<4> MAKE_BASE=TRUE ==MEM_B_DQ<4>

MEM_B_DQ<3> MAKE_BASE=TRUE ==MEM_B_DQ<1>

MEM_B_DQ<2> MAKE_BASE=TRUE ==MEM_B_DQ<7>

MEM_B_DQ<1> MAKE_BASE=TRUE ==MEM_B_DQ<2>

MEM_B_DQ<0> MAKE_BASE=TRUE ==MEM_B_DQ<0>

CPU CHANNEL B DQS 1 -> DIMM B DQS 1

MEM_B_DQS_N<1> MAKE_BASE=TRUE ==MEM_B_DQS_N<1>

MEM_B_DQS_P<1> MAKE_BASE=TRUE ==MEM_B_DQS_P<1>

MEM_B_DQ<15> MAKE_BASE=TRUE ==MEM_B_DQ<15>

MEM_B_DQ<14> MAKE_BASE=TRUE ==MEM_B_DQ<14>

MEM_B_DQ<13> MAKE_BASE=TRUE ==MEM_B_DQ<13>

MEM_B_DQ<12> MAKE_BASE=TRUE ==MEM_B_DQ<12>

MEM_B_DQ<11> MAKE_BASE=TRUE ==MEM_B_DQ<11>

MEM_B_DQ<10> MAKE_BASE=TRUE ==MEM_B_DQ<10>

MEM_B_DQ<9> MAKE_BASE=TRUE ==MEM_B_DQ<9>

MEM_B_DQ<8> MAKE_BASE=TRUE ==MEM_B_DQ<8>

CPU CHANNEL B DQS 2 -> DIMM B DQS 2

MEM_B_DQS_N<2> MAKE_BASE=TRUE ==MEM_B_DQS_N<2>

MEM_B_DQS_P<2> MAKE_BASE=TRUE ==MEM_B_DQS_P<2>

MEM_B_DQ<23> MAKE_BASE=TRUE ==MEM_B_DQ<23>

MEM_B_DQ<22> MAKE_BASE=TRUE ==MEM_B_DQ<22>

MEM_B_DQ<21> MAKE_BASE=TRUE ==MEM_B_DQ<21>

MEM_B_DQ<20> MAKE_BASE=TRUE ==MEM_B_DQ<20>

MEM_B_DQ<19> MAKE_BASE=TRUE ==MEM_B_DQ<19>

MEM_B_DQ<18> MAKE_BASE=TRUE ==MEM_B_DQ<18>

MEM_B_DQ<17> MAKE_BASE=TRUE ==MEM_B_DQ<17>

MEM_B_DQ<16> MAKE_BASE=TRUE ==MEM_B_DQ<16>

CPU CHANNEL B DQS 3 -> DIMM B DQS 3

MEM_B_DQS_N<3> MAKE_BASE=TRUE ==MEM_B_DQS_N<3>

MEM_B_DQS_P<3> MAKE_BASE=TRUE ==MEM_B_DQS_P<3>

MEM_B_DQ<31> MAKE_BASE=TRUE ==MEM_B_DQ<31>

MEM_B_DQ<30> MAKE_BASE=TRUE ==MEM_B_DQ<30>

MEM_B_DQ<29> MAKE_BASE=TRUE ==MEM_B_DQ<29>

MEM_B_DQ<28> MAKE_BASE=TRUE ==MEM_B_DQ<28>

MEM_B_DQ<27> MAKE_BASE=TRUE ==MEM_B_DQ<27>

MEM_B_DQ<26> MAKE_BASE=TRUE ==MEM_B_DQ<26>

MEM_B_DQ<25> MAKE_BASE=TRUE ==MEM_B_DQ<25>

MEM_B_DQ<24> MAKE_BASE=TRUE ==MEM_B_DQ<24>

CPU CHANNEL B DQS 4 -> DIMM B DQS 4

MEM_B_DQS_N<4> MAKE_BASE=TRUE ==MEM_B_DQS_N<4>

MEM_B_DQS_P<4> MAKE_BASE=TRUE ==MEM_B_DQS_P<4>

MEM_B_DQ<39> MAKE_BASE=TRUE ==MEM_B_DQ<39>

MEM_B_DQ<38> MAKE_BASE=TRUE ==MEM_B_DQ<38>

MEM_B_DQ<37> MAKE_BASE=TRUE ==MEM_B_DQ<37>

MEM_B_DQ<36> MAKE_BASE=TRUE ==MEM_B_DQ<36>

MEM_B_DQ<35> MAKE_BASE=TRUE ==MEM_B_DQ<35>

MEM_B_DQ<34> MAKE_BASE=TRUE ==MEM_B_DQ<34>

MEM_B_DQ<33> MAKE_BASE=TRUE ==MEM_B_DQ<33>

MEM_B_DQ<32> MAKE_BASE=TRUE ==MEM_B_DQ<32>

CPU CHANNEL B DQS 5 -> DIMM B DQS 5

MEM_B_DQS_N<5> MAKE_BASE=TRUE ==MEM_B_DQS_N<5>

MEM_B_DQS_P<5> MAKE_BASE=TRUE ==MEM_B_DQS_P<5>

MEM_B_DQ<47> MAKE_BASE=TRUE ==MEM_B_DQ<47>

MEM_B_DQ<46> MAKE_BASE=TRUE ==MEM_B_DQ<46>

MEM_B_DQ<45> MAKE_BASE=TRUE ==MEM_B_DQ<45>

MEM_B_DQ<44> MAKE_BASE=TRUE ==MEM_B_DQ<44>

MEM_B_DQ<43> MAKE_BASE=TRUE ==MEM_B_DQ<43>

MEM_B_DQ<42> MAKE_BASE=TRUE ==MEM_B_DQ<42>

MEM_B_DQ<41> MAKE_BASE=TRUE ==MEM_B_DQ<41>

MEM_B_DQ<40> MAKE_BASE=TRUE ==MEM_B_DQ<40>

CPU CHANNEL B DQS 6 -> DIMM B DQS 6

MEM_B_DQS_N<6> MAKE_BASE=TRUE ==MEM_B_DQS_N<6>

MEM_B_DQS_P<6> MAKE_BASE=TRUE ==MEM_B_DQS_P<6>

MEM_B_DQ<55> MAKE_BASE=TRUE ==MEM_B_DQ<55>

MEM_B_DQ<54> MAKE_BASE=TRUE ==MEM_B_DQ<54>

MEM_B_DQ<53> MAKE_BASE=TRUE ==MEM_B_DQ<53>

MEM_B_DQ<52> MAKE_BASE=TRUE ==MEM_B_DQ<52>

MEM_B_DQ<51> MAKE_BASE=TRUE ==MEM_B_DQ<51>

MEM_B_DQ<50> MAKE_BASE=TRUE ==MEM_B_DQ<50>

MEM_B_DQ<49> MAKE_BASE=TRUE ==MEM_B_DQ<49>

MEM_B_DQ<48> MAKE_BASE=TRUE ==MEM_B_DQ<48>

CPU CHANNEL B DQS 7 -> DIMM B DQS 7

MEM_B_DQS_N<7> MAKE_BASE=TRUE ==MEM_B_DQS_N<7>

MEM_B_DQS_P<7> MAKE_BASE=TRUE ==MEM_B_DQS_P<7>

MEM_B_DQ<63> MAKE_BASE=TRUE ==MEM_B_DQ<63>

MEM_B_DQ<62> MAKE_BASE=TRUE ==MEM_B_DQ<62>

MEM_B_DQ<61> MAKE_BASE=TRUE ==MEM_B_DQ<61>

MEM_B_DQ<60> MAKE_BASE=TRUE ==MEM_B_DQ<60>

MEM_B_DQ<59> MAKE_BASE=TRUE ==MEM_B_DQ<59>

MEM_B_DQ<58> MAKE_BASE=TRUE ==MEM_B_DQ<58>

MEM_B_DQ<57> MAKE_BASE=TRUE ==MEM_B_DQ<57>

MEM_B_DQ<56> MAKE_BASE=TRUE ==MEM_B_DQ<56>

SYNC MASTER=K92 SUMA SYNC DATE=05/10/2010

DDR3 Byte/Bit Swaps

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: D

REVISION:

BRANCH:

PAGE: 30 OF 132

SHEET: 27 OF 101

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

Page Notes

Power aliases required by this page:
 - PPIV5_S0_MEM_B
 - PPIV5_S3_MEM_B
 - PPOV75_S0_MEM_VTT_B
 - PPOV75_S3_MEM_VREFDQ_B
 - PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:
 - I2C_S0D1MH_SCL
 - I2C_S0D1MH_SDA

ROM options provided by this page:
 (NONE)

D

C

B

A


D

C

B

A

71 66 29 26 7 6 PPIV5_S3



30 PPOV75_S3 MEM VREFDQ_B




OMIT_TABLE

CRITICAL



J3100

F-RT-BGA6

DDR3-SODIMM (1 OF 2)



"Expansion" (bottom) slot




SYNC MASTER=K92 SUMA		SYNC DATE=06/23/2010	
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		31 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		28 OF 101	


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L



1V5 S0 "PGOOD" for CPU



MEMVTT Clamp
Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	0	1	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K18 MLB SYNC DATE=04/27/2010


CPU Memory S3 Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: SIZE D
 REVISION:
 BRANCH:
 PAGE: 32 OF 132
 SHEET: 29 OF 101

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3303,R3305		VREFMRGN_NOT
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3309,R3311		VREFMRGN_NOT

Page Notes

- Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
- Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA
- BOM options provided by this page:
 VREFMRGN - Stuffs VREF Margining Circuitry.
 VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=K18 MLB SYNC DATE=04/27/2010

PAGE TITLE: FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 33 OF 132
 SHEET: 30 OF 101

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 00RH, 0201	L3470,L3471,L3473,L3474		

3V S3 WLAN FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	1 A (EDP)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 00RH, 0201	L3470,L3471,L3473,L3474		

3V S3 WLAN FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	1 A (EDP)

AIRPORT

BLUETOOTH

ALS CAMERA


Supervisor & CLKFREG # Isolation
Delay = 60 ms +/- 20%

518S0816
CRITICAL
J3402
CCR20-6K710S


SYNC MASTER=K91 MARY		SYNC DATE=10/08/2010	
X19/ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	34 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	31 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SD CARD 3.3V OVERCURRENT PROTECTION CHIP WITH ACTIVE LOAD DISCHARGE


TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



SDCONN DETECT DEBOUNCE, INVERSION, AND DETECT-CHANGED PCH GPIO LATCH CIRCUIT



SD CARD CONNECTOR



SYNC MASTER=K91 ERIC SYNC DATE=10/08/2010

SD READER CONNECTOR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER: D

REVISION:

BRANCH:

PAGE: 35 OF 132

SHEET: 32 OF 101



SYNC MASTER=T29 REF SYNC DATE=10/12/2010

T29 Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED


DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 36 OF 132
SHEET: 33 OF 101

NOTE: All unused LSOE/EO pairs should be aliased together. Other signals okay to float (TP/NC).


Page Notes

- Power aliases required by this page:
- =PPVIN_SW_T29BST (8-13V Boost Input)
 - =PP18V_T29_REG (18V Boost Output)
 - =PP3V3_T29_P3V3T29FET (3.3V FET Input)
 - =PP3V3_T29_FET (3.3V FET Output)
 - =PP3V3_S0_T29PWRCTL
 - =PP1V05_T29_P1V05T29FET (1.05V FET Input)
 - =PP1V05_T29_FET (1.05V FET Output)
- Signal aliases required by this page:
- =T29_CLKREQ_L
 - =T29_RESET_L
- BOM options provided by this page:
- T29BST:Y - Stuffs 18V boost circuitry.


T29 15V Boost Regulator




Supervisor & CLKREQ# Isolation



3.3V T29 Switch



1.05V T29 Switch




SYNC MASTER=T29 REF		SYNC DATE=10/12/2010	
PAGE TITLE T29 Power Support			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 38 OF 132	SHEET 35 OF 101

BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below. If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY. If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor. Special Star routing needed on these pins. Decoupling on Pg 37.


D
C
B
A

D
C
B
A



LR_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O. Connect only to U3900 pin 20.

PHY Non-Volatile Memory
ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)



NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.
NOTE: ENETM requires SI pull-down instead of SO.

BCM57765 supports both active-levels for WP.

SR_DISABLE must be pulled down to use internal SR. IPD has a race condition.


SYNC MASTER=K91 ERIC		SYNC DATE=10/11/2010	
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	39 OF 132
		SHEET	36 OF 101

Page Notes


Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PAGE TITLE		SYNC DATE=05/26/2010	
Ethernet Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	40 OF 132
		SHEET	37 OF 101



SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE FireWire LLC/PHY (FW643)			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 41 OF 132	SHEET 38 OF 101


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (FW VP FET Input)
 - =PPBUS_FW_FET (FW VP FET Output)
 - =PP3V3_FW_P3V3FWFET (3.3V FET Input)
 - =PP3V3_FW_FET (3.3V FET Output)
 - =PP3V3_FW_FWPHY (PHY 3.3V Power)
 - =PP3V3_S0_FWLATEVG
 - =PP3V3_S0_FWPWRCTL
 - =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_FW_P1V05FWFET (1.0V FET Input)
 - =PP1V0_FW_FET_R (1.0V FET Output)
 - =PP1V0_FW_FWPHY (PHY 1.0V)


Signal aliases required by this page:
 - =FW_CLKREQ_L
 - =FW_PME_L

BOM options provided by this page:
 (NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair. Host can detect as load on TPBIAS signal. Current source only active when FW_PWR_EN is low.




FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.




Dual-purpose output:
 1) 5K Pull-down Detect when FW_PWR_EN is low.
 2) FW643 WAKE# (PME#) when PHY is powered.
 Pull-up provided on another page.

3.3V FW Switch



Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max
Max Output:	2A

1.0V FW Switch



LSI FireWire PHY requires 1.0V. To avoid an extra power supply, 1.05V is used with a series R to reduce voltage.

SYNC MASTER=T27 REF SYNC DATE=06/10/2010

FireWire Port & PHY Power

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
PAGE	42 OF 132
SHEET	39 OF 101

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PPVP_FW_PHY_CPS_FET (From Port)
 - =PPVP_FW_PHY_CPS (To PHY)
 - =PP3V3_FW_FWPHY
 - =PP3V3_S0_FWLATEVG

Signal aliases required by this page:
 - =FW_PHY_DS0
 - =FW_PHY_DS1
 - =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33. FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions
 (All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
 - Port "1" Bilingual (1394B)




Termination

Place close to FireWire PHY




Cable Power

CRITICAL L4310 FERR-250-OHM Note: Trace PPVP_FW_PORT1 must handle up to 5A




PORT 1 BILINGUAL




PAGE TITLE		SYNC DATE=06/10/2010	
FireWire Connector		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	43 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	40 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SATA ODD Connector

ODD Power Control



SATA HDD / IR / SIL Connector



Internally PD ~150K
Write:0xB6 Read:0xB7

ADDR1	ADD0	Address (R/W)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9

SYNC MASTER=K91 ERIC SYNC DATE=11/08/2010


SATA/IR/SIL Connectors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 45 OF 132
SHEET: 41 OF 101

USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

USB/SMC Debug Mux




Left USB Port A




We can add protection to 5V if we want, but leaving NC for now
Place L4605 and L4615 at connector pin


Left USB Port B




SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 132
		SHEET	42 OF 101

IR SUPPORT




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
Front Flex Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	48 OF 132
		SHEET	43 OF 101


SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"



SMC Crystal Circuit





System (Sleep) LED Circuit




- NC_SMC_FAN_2_CTL == NC_SMC_FAN_2_CTL
- NC_SMC_FAN_2_TACH == NC_SMC_FAN_2_TACH
- NC_SMC_FAN_3_CTL == NC_SMC_FAN_3_CTL
- NC_SMC_FAN_3_TACH == NC_SMC_FAN_3_TACH
- SMC_BC_ACOK == SMC_BC_ACOK
- SMS_INT_L == SMC_INT_L
- SMC_CPU_VSENSE == SMC_CPU_VSENSE
- SMC_CPU_ISENSE == SMC_CPU_ISENSE
- SMC_GPU_VSENSE == SMC_GPU_VSENSE
- SMC_GPU_ISENSE == SMC_GPU_ISENSE
- SMC_GFX_VSENSE == SMC_GFX_VSENSE
- SMC_GFX_ISENSE == SMC_GFX_ISENSE
- SMC_P1V5S3_ISENSE == SMC_P1V5S3_ISENSE
- SMC_CPUVCCIO_ISENSE == SMC_CPUVCCIO_ISENSE
- SMC_SA_ISENSE == SMC_SA_ISENSE
- SMC_DCIN_VSENSE == SMC_DCIN_VSENSE
- SMC_DCIN_ISENSE == SMC_DCIN_ISENSE
- SMC_PBUS_VSENSE == SMC_PBUS_VSENSE
- SMC_BMON_ISENSE == SMC_BMON_ISENSE
- SMC_CPU_HI_ISENSE == SMC_CPU_HI_ISENSE
- SMC_GPU_HI_ISENSE == SMC_GPU_HI_ISENSE
- SMC_OTHER_HI_ISENSE == SMC_OTHER_HI_ISENSE
- TP_SMC_P10 == TP_SMC_P10
- TP_SMC_P20 == TP_SMC_P20
- TP_SMC_P24 == TP_SMC_P24
- TP_SMC_P41 == TP_SMC_P41
- TP_SMC_P43 == TP_SMC_P43
- TP_SMC_PF5 == TP_SMC_PF5
- TP_SMC_RSTGATE_L == TP_SMC_RSTGATE_L

SMC FSB to 3.3V Level Shifting




BATLOW# Isolation




SMC_ONOFF_L	R5070	10K	1	2	5%	1/20W	MF	201
G3_POWERON_L	R5072	10K	1	2	5%	1/20W	MF	201
SMC_LID	R5071	100K	1	2	5%	1/20W	MF	201
SMC_TX_L	R5073	10K	1	2	5%	1/20W	MF	201
SMC_RX_L	R5074	100K	1	2	5%	1/20W	MF	201
SMC_TMS	R5077	10K	1	2	5%	1/20W	MF	201
SMC_TDO	R5078	10K	1	2	5%	1/20W	MF	201
SMC_TDI	R5079	10K	1	2	5%	1/20W	MF	201
SMC_TCK	R5080	10K	1	2	5%	1/20W	MF	201
SMC_BIL_BUTTON_L	R5081	10K	1	2	5%	1/20W	MF	201
SMC_BC_ACOK	R5087	470K	1	2	5%	1/20W	MF	201
SMS_INT_L	R5093	10K	1	2	5%	1/20W	MF	201
SMC_PA0_PU	R5091	100K	1	2	5%	1/20W	MF	201
SMC_ADAPTER_EN	R5085	10K	1	2	5%	1/20W	MF	201
SMC_CASE_OPEN	R5086	10K	1	2	5%	1/20W	MF	201
SMC_PB4	R5088	10K	1	2	5%	1/20W	MF	201
SMC_S4_WAKESRC_EN	R5090	100K	1	2	5%	1/20W	MF	201
SMC_PA0_PU	R5091	100K	1	2	5%	1/20W	MF	201
WIFI_EVENT_L	R5089	10K	1	2	5%	1/20W	MF	201

SYNC MASTER=K91 BEN		SYNC DATE=07/12/2010	
PAGE TITLE			
SMC Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	50 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	45 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LPC+SPI Connector




SPI Bus Series Termination




SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		51 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		46 OF 101	
IV ALL RIGHTS RESERVED			


PCH SMBus "0" Connections



PCH "SMLink 0" Connections




PCH "SMLink 1" Connections




SMLink 1 is slave port to access PCH & CPU via PECI.

SMC "0" SMBus Connections




SMC "A" SMBus Connections


NOTE: SMC RMT bus remains powered and may be active in S3 state



SMC "B" SMBus Connections




SMC "Battery A" SMBus Connections




SMC "Management" SMBus Connections

The bus formerly known as "Battery B"




T29 SMBus Connections




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	52 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	47 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


PBUS Voltage Sense Enable & Filter




GPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




CPU 1.05V VCCIO Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU SA Current Sense / Filter




AXG Vcore Voltage Sense / Filter



GPU Vcore Voltage Sense / Filter



DDR3 1.5V S3 Current Sense / Filter




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0090	4	RES, 0603, 0402	C5308,C5327,C5367,C5377		ISNS_ON:NO

Apple Inc. logo and text: Apple Inc. THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


Apple Inc. logo and text: Apple Inc. THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

Apple Inc. logo and text: Apple Inc. THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


COMPUTING High Side Current Sense / Filter




GRAPHICS High Side Current Sense / Filter




OTHER High Side Current Sense / Filter




CHARGER BMON High Side (BATTERY DISCHARGE) Current Sense, MUX & Filter




DC-IN (AMON) Current Sense Filter



CPU VCore Load Side Current Sense / Filter



GFX/IG VCore Load Side Current Sense / Filter




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680090	2	RES, 008R, 0402	C5451,C5461		ISNS_ON:NO


RC values chosen per K17 Radar 733775

SYNC MASTER=K91 DINESH SYNC DATE=10/29/2010
PAGE TITLE: High Side and CPU/AXG Current Sensing
Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 54 OF 132
SHEET: 49 OF 101

GPU Proximity/GPU Die/Left Heat Pipe/Right Fin Stack




CPU Proximity/CPU Die/PCH Proximity/LVDS Connector Proximity




Note: EMC1414 can perform Beta Compensation for External Diode 1 only

T29 Proximity



SYNC MASTER=K91 DINESH		SYNC DATE=09/22/2010	
PAGE TITLE			
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
			D
		REVISION	
		BRANCH	
		PAGE	55 OF 132
		SHEET	50 OF 101
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			





SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE Fan Connectors			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	56 OF 132
		SHEET	51 OF 101

PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER


IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	80UA			0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	14MA (MAX)			0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion. Keys ANDed with PSOC power to isolate when PSOC is not powered.




TPAD Buttons Disable




PAGE TITLE		SYNC DATE=10/08/2010	
WELLSPRING 1		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED



IPD Flex Connector




Keyboard Backlight Driver & Detection




To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
 If LOW, keyboard backlight present
 If HIGH, keyboard backlight not present
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.

Keyboard Backlight Connector




SYNC MASTER=K91 ERIC		SYNC DATE=07/14/2010	
WELLSPRING 2			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	58 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	53 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PLACEMENT_NOTE=See schematic for orientation.


Desired orientation when placed on board bottom-side (view thru top):



Circle indicates pin 1 location when placed in correct orientation


SMS_ADDR_SELECT=0 Addr: 0x30(Wr)/0x31(Rd)
SMS_ADDR_SELECT=1 Addr: 0x32(Wr)/0x33(Rd)
NOTE: SDA and SCL have internal pull-ups to VDD_IO.

SYNC MASTER=K91 DINESH		SYNC DATE=08/06/2010	
PAGE TITLE Digital Accelerometer			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		SHEET	
59 OF 132		54 OF 101	




SYNC MASTER=K91 BEN		SYNC DATE=06/08/2010	
SPI ROM			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 132
		SHEET	55 OF 101

AUDIO CODEC APPLE P/N 353S3199



4.5V POWER SUPPLY FOR CODEC APPLE P/N 353S2234




NOTES ON CODEC I/O

DIFF FSINPUT= 2.45VRMS
 SE FSINPUT= 1.22VRMS
 DAC1 FSOUTPUT= 1.34VRMS
 DAC2/3 FSOUTPUTDIFF= 2.67VRMS
 DAC2/3 FSOUTPUTSE= 1.34VRMS

PAGE TITLE		SYNC DATE=09/30/2010	
AUDIO: CODEC/REGULATOR			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		SHEET	
62 OF 132		56 OF 101	


LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
NET RIN = 18K OHMS
FC = 8 HZ
VIN = 2VRMS, CODEC VIN = 1.14 VRMS




SYNC MASTER=K91 AUDIO		SYNC DATE=07/12/2010	
PAGE TITLE AUDIO: LINE INPUT FILTER			
DRAWING NUMBER D		SIZE D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 63 OF 132		SHEET 57 OF 101	

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



PAGE TITLE		SYNC MASTER=K91 AUDIO		SYNC DATE=07/12/2010	
AUDIO: HEADPHONE FILTER					
		DRAWING NUMBER	SIZE		
		REVISION	D		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE	65 OF 132		
		SHEET	58 OF 101		

3X MONO SPEAKER AMPLIFIERS (SSM2375)
APN: 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = ~737 HZ
1ST ORDER FC (SUB) = ~90 HZ







SYNC MASTER=K91 AUDIO		SYNC DATE=07/12/2010	
PAGE TITLE AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	66 OF 132
		SHEET	59 OF 101

AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTOR
Dual DMIC removed. Added single analog mic like K18.
Sept 21st 2010

Place this in place of DMIC connector J6780



AUDIO JACK 2 LINE IN JACK, SPDIF RX

SYNC MASTER=K91 AUDIO		SYNC DATE=09/30/2010	
PAGE TITLE			
AUDIO: JACKS			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	67 OF 132
		SHEET	60 OF 101

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0X0D (13)	N/A	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE		SATA4GP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3


PORT B LEFT (HEADSET MIC)
HP=80HZ, LP=8.82KHZ




PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PORT B RIGHT (BUILT-IN MIC)



EXTRACTION NOTIFICATION




PORT C DETECT (LINE-IN)



SYNC MASTER=K91 AUDIO		SYNC DATE=09/21/2010	
AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	68 OF 132
		SHEET	61 OF 101


MagSafe DC Power Jack




The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.

3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator



BATTERY CONNECTOR



SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
DC-In & Battery Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		69 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		62 OF 101	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K91 CHANG SYNC DATE=07/20/2010

PBus Supply & Battery Charger

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 70 OF 132
 SHEET: 63 OF 101



VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3074	1	IC, ISL95870A, PWM, 2BIT-VID, SHOT-SNSE, 20P	U7100	CRITICAL	


SYNC MASTER=K91 ERIC SYNC DATE=10/08/2010

System Agent Supply


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 71 OF 132
 SHEET: 64 OF 101




SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
5V / 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		72	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	65 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
PAGE TITLE			
1.5V DDR3 Supply			
		DRAWING NUMBER	SIZE
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	73 OF 132
		SHEET	66 OF 101


CPU VCCIO (1.05V S0) Regulator



OCP = R7641 x 8.5uA / R7640
 OCP = 25.6A
 Vout = 0.5V * (1 + Ra / Rb)


SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
PAGE TITLE			
CPU VCCIO (1.05V) Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	69 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1.8V S0 Regulator




1.05V SUS LDO


Cougar Point-M requires JTAG pull-ups to be powered at 1.05V in Sus. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V Sus, which burns 100mW in all S-states.




1.5V S0 Regulator



CAESAR IV 1.2V INT.VR CMPTS




1.2V S0 (GMUX) Regulator




SYNC MASTER=K91 ERIC		SYNC DATE=11/01/2010	
PAGE TITLE			
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	77 OF 132
		SHEET	70 OF 101

3.3V S4 FET




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.7? A (EDP)

3.3V S3 FET




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

1.5V S3/S0 FET




MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

1.8V GPU FET




MOSFET	NCP4543
CHANNEL	N-TYPE
RDS(ON)	18 mOhm @4.5V
LOADING	2.4A (EDP)

5V_SUS FET inuot filter




MOSFET	Q7843
CHANNEL	Q7843
RDS(ON)	Q7843
LOADING	Q7843

3.3V_SUS FET




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V_SUS FET




MOSFET	SiA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

3.3V S0 FET




MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5.6 A (EDP)

3.3V S0 GPU FET



MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.11A (EDP)

5.0V S0 FET



MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	8 A (EDP)

SYNC MASTER=K91 MARY SYNC DATE=10/14/2010

Power FETs


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER	D
REVISION	
PAGE	78 OF 132
SHEET	71 OF 101

State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	0	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0


S5 Rail Enables & PGOOD




3.3V, 5V S3 ENABLE




3.3V/5.0V S4 ENABLE




3.3V/5.0V Sus ENABLE




CPUVCORE ENABLE




S0 Rail PGOOD (BJT Version)




3.3V SUS Detect




S0 ENABLE



ENET Enable Generation



S0 Rail PGOOD Circuitry



"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.

SYNC MASTER=K91 MARY SYNC DATE=07/22/2010

Power Control 1/ENABLE	
Apple Inc.	DRAWING NUMBER: D
NOTICE OF PROPRIETARY PROPERTY:	REVISION:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE: 79 OF 132
II NOT TO REPRODUCE OR COPY IT	SHEET: 72 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	IV ALL RIGHTS RESERVED

Page Notes


Power aliases required by this page:
 - =PP1V2_GPU_PEX_PLLEXVDD
 - =PP1V2_GPU_PEX_IOVDD
 - =PP1V2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

90	MEM	PEG_R2D_C_P<0>	C8020	0.1UF	1	2	PEG_R2D_P<0>	73	90	90	73	90	MEM	PEG_D2R_C_P<0>	C8055	0.1UF	1	2	PEG_D2R_P<0>	73	90
90	MEM	PEG_R2D_C_N<0>	C8021	0.1UF	1	2	PEG_R2D_N<0>	73	90	90	73	90	MEM	PEG_D2R_C_N<0>	C8056	0.1UF	1	2	PEG_D2R_N<0>	73	90
90	MEM	PEG_R2D_C_P<1>	C8022	0.1UF	1	2	PEG_R2D_P<1>	73	90	90	73	90	MEM	PEG_D2R_C_P<1>	C8057	0.1UF	1	2	PEG_D2R_P<1>	73	90
90	MEM	PEG_R2D_C_N<1>	C8023	0.1UF	1	2	PEG_R2D_N<1>	73	90	90	73	90	MEM	PEG_D2R_C_N<1>	C8058	0.1UF	1	2	PEG_D2R_N<1>	73	90
90	MEM	PEG_R2D_C_P<2>	C8024	0.1UF	1	2	PEG_R2D_P<2>	73	90	90	73	90	MEM	PEG_D2R_C_P<2>	C8059	0.1UF	1	2	PEG_D2R_P<2>	73	90
90	MEM	PEG_R2D_C_N<2>	C8025	0.1UF	1	2	PEG_R2D_N<2>	73	90	90	73	90	MEM	PEG_D2R_C_N<2>	C8060	0.1UF	1	2	PEG_D2R_N<2>	73	90
90	MEM	PEG_R2D_C_P<3>	C8026	0.1UF	1	2	PEG_R2D_P<3>	73	90	90	73	90	MEM	PEG_D2R_C_P<3>	C8061	0.1UF	1	2	PEG_D2R_P<3>	73	90
90	MEM	PEG_R2D_C_N<3>	C8027	0.1UF	1	2	PEG_R2D_N<3>	73	90	90	73	90	MEM	PEG_D2R_C_N<3>	C8062	0.1UF	1	2	PEG_D2R_N<3>	73	90
90	MEM	PEG_R2D_C_P<4>	C8028	0.1UF	1	2	PEG_R2D_P<4>	73	90	90	73	90	MEM	PEG_D2R_C_P<4>	C8063	0.1UF	1	2	PEG_D2R_P<4>	73	90
90	MEM	PEG_R2D_C_N<4>	C8029	0.1UF	1	2	PEG_R2D_N<4>	73	90	90	73	90	MEM	PEG_D2R_C_N<4>	C8064	0.1UF	1	2	PEG_D2R_N<4>	73	90
90	MEM	PEG_R2D_C_P<5>	C8030	0.1UF	1	2	PEG_R2D_P<5>	73	90	90	73	90	MEM	PEG_D2R_C_P<5>	C8065	0.1UF	1	2	PEG_D2R_P<5>	73	90
90	MEM	PEG_R2D_C_N<5>	C8031	0.1UF	1	2	PEG_R2D_N<5>	73	90	90	73	90	MEM	PEG_D2R_C_N<5>	C8066	0.1UF	1	2	PEG_D2R_N<5>	73	90
90	MEM	PEG_R2D_C_P<6>	C8032	0.1UF	1	2	PEG_R2D_P<6>	73	90	90	73	90	MEM	PEG_D2R_C_P<6>	C8067	0.1UF	1	2	PEG_D2R_P<6>	73	90
90	MEM	PEG_R2D_C_N<6>	C8033	0.1UF	1	2	PEG_R2D_N<6>	73	90	90	73	90	MEM	PEG_D2R_C_N<6>	C8068	0.1UF	1	2	PEG_D2R_N<6>	73	90
90	MEM	PEG_R2D_C_P<7>	C8034	0.1UF	1	2	PEG_R2D_P<7>	73	90	90	73	90	MEM	PEG_D2R_C_P<7>	C8069	0.1UF	1	2	PEG_D2R_P<7>	73	90
90	MEM	PEG_R2D_C_N<7>	C8035	0.1UF	1	2	PEG_R2D_N<7>	73	90	90	73	90	MEM	PEG_D2R_C_N<7>	C8070	0.1UF	1	2	PEG_D2R_N<7>	73	90

90	73	90	MEM	PEG_R2D_P<0>	AA38	PCIE_RX0P	U8000	PCIE_TX0P	Y33	PEG_D2R_C_P<0>	73	90
90	73	90	MEM	PEG_R2D_N<0>	Y37	PCIE_RX0N	FCBGA	PCIE_TX0N	Y32	PEG_D2R_C_N<0>	73	90
90	73	90	MEM	PEG_R2D_P<1>	Y35	PCIE_RX1P	(1 OF 9)	PCIE_TX1P	W33	PEG_D2R_C_P<1>	73	90
90	73	90	MEM	PEG_R2D_N<1>	W36	PCIE_RX1N	PCIE	PCIE_TX1N	W32	PEG_D2R_C_N<1>	73	90
90	73	90	MEM	PEG_R2D_P<2>	W38	PCIE_RX2P	4 0NM-ES	PCIE_TX2P	U33	PEG_D2R_C_P<2>	73	90
90	73	90	MEM	PEG_R2D_N<2>	V37	PCIE_RX2N	WHISTLER	PCIE_TX2N	U32	PEG_D2R_C_N<2>	73	90
90	73	90	MEM	PEG_R2D_P<3>	V35	PCIE_RX3P	4 0NM-ES	PCIE_TX3P	U30	PEG_D2R_C_P<3>	73	90
90	73	90	MEM	PEG_R2D_N<3>	U36	PCIE_RX3N	WHISTLER	PCIE_TX3N	U29	PEG_D2R_C_N<3>	73	90
90	73	90	MEM	PEG_R2D_P<4>	U38	PCIE_RX4P	4 0NM-ES	PCIE_TX4P	T33	PEG_D2R_C_P<4>	73	90
90	73	90	MEM	PEG_R2D_N<4>	T37	PCIE_RX4N	WHISTLER	PCIE_TX4N	T32	PEG_D2R_C_N<4>	73	90
90	73	90	MEM	PEG_R2D_P<5>	T35	PCIE_RX5P	4 0NM-ES	PCIE_TX5P	T30	PEG_D2R_C_P<5>	73	90
90	73	90	MEM	PEG_R2D_N<5>	R36	PCIE_RX5N	WHISTLER	PCIE_TX5N	T29	PEG_D2R_C_N<5>	73	90
90	73	90	MEM	PEG_R2D_P<6>	R38	PCIE_RX6P	4 0NM-ES	PCIE_TX6P	P33	PEG_D2R_C_P<6>	73	90
90	73	90	MEM	PEG_R2D_N<6>	P37	PCIE_RX6N	WHISTLER	PCIE_TX6N	P32	PEG_D2R_C_N<6>	73	90
90	73	90	MEM	PEG_R2D_P<7>	P35	PCIE_RX7P	4 0NM-ES	PCIE_TX7P	P30	PEG_D2R_C_P<7>	73	90
90	73	90	MEM	PEG_R2D_N<7>	N36	PCIE_RX7N	WHISTLER	PCIE_TX7N	P29	PEG_D2R_C_N<7>	73	90
					N38	PCIE_RX8P		PCIE_TX8P	N33	XNC		
					M37	PCIE_RX8N		PCIE_TX8N	N32	XNC		
					M35	PCIE_RX9P		PCIE_TX9P	N30	XNC		
					L36	PCIE_RX9N		PCIE_TX9N	N29	XNC		
					L38	PCIE_RX10P		PCIE_TX10P	L33	XNC		
					K37	PCIE_RX10N		PCIE_TX10N	L32	XNC		
					K35	PCIE_RX11P		PCIE_TX11P	L30	XNC		
					J36	PCIE_RX11N		PCIE_TX11N	L29	XNC		
					J38	PCIE_RX12P		PCIE_TX12P	K33	XNC		
					H37	PCIE_RX12N		PCIE_TX12N	K32	XNC		
					H35	PCIE_RX13P		PCIE_TX13P	J33	XNC		
					G36	PCIE_RX13N		PCIE_TX13N	J32	XNC		
					G38	PCIE_RX14P		PCIE_TX14P	K30	XNC		
					F37	PCIE_RX14N		PCIE_TX14N	K29	XNC		
					F35	PCIE_RX15P		PCIE_TX15P	H33	XNC		
					E37	PCIE_RX15N		PCIE_TX15N	H32	XNC		
93	16	MEM	PEG_CLK100M_P	AB35	PCIE_REFCLKP			PCIE_CALRP	Y30	PEG_CALRP		
93	16	MEM	PEG_CLK100M_N	AA36	PCIE_REFCLKN			PCIE_CALRN	Y29	PEG_CALRN		
			GPU_PWRGOOD	AH16	PWRGOOD							
			GPU_RESET_R_L	AA30	PERST*							



SYNC MASTER=K92 SUMA SYNC DATE=06/15/2010

Whistler PCI-E

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 80 OF 132
 SHEET: 73 OF 101

Page Notes

Power aliases required by this page:
 - PPIV5_S0GPU_ISNS

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

D

C

B









A

D

C

B

A



SYNC MASTER=K92 MLB SYNC DATE=08/19/2010

GDDR5 Frame Buffer B

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION: 1
 BRANCH: 85 OF 132
 SHEET: 77 OF 101

Power aliases required by this page:
 - PPIV8_GPU_DP_AB
 - PPIV8_GPU_DP_CD
 - PPIV8_GPU_DP_EF
 - PPIV0_GPU_DP_AB
 - PPIV0_GPU_DP_CD
 - PPIV0_GPU_DP_EF

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



U8000 (8 OF 9)	WHISTLER 40NM-ES	OMIT	U8000 (9 OF 9)	WHISTLER 40NM-ES	OMIT
AB39	PCIE_VSS_AB39		AF21	GND_AF21	
E39	PCIE_VSS_E39		AG2	GND_AG2	
F34	PCIE_VSS_F34		AG6	GND_AG6	
F39	PCIE_VSS_F39		AG9	GND_AG9	
G33	PCIE_VSS_G33		AG17	GND_AG17	
G34	PCIE_VSS_G34		AG19	GND_AG19	
H31	PCIE_VSS_H31		AG20	GND_AG20	
H34	PCIE_VSS_H34		AG22	GND_AG22	
H39	PCIE_VSS_H39		AH21	GND_AH21	
J31	PCIE_VSS_J31		AJ2	GND_AJ2	
J34	PCIE_VSS_J34		AJ6	GND_AJ6	
K31	PCIE_VSS_K31		AJ10	GND_AJ10	
K34	PCIE_VSS_K34		AJ11	GND_AJ11	
K39	PCIE_VSS_K39		AJ28	GND_AJ28	
L31	PCIE_VSS_L31		AK7	GND_AK7	
L34	PCIE_VSS_L34		AK11	GND_AK11	
M34	PCIE_VSS_M34		AK31	GND_AK31	
M39	PCIE_VSS_M39		AL2	GND_AL2	
N31	PCIE_VSS_N31		AL6	GND_AL6	
N34	PCIE_VSS_N34		AL8	GND_AL8	
P31	PCIE_VSS_P31		AL11	GND_AL11	
P34	PCIE_VSS_P34		AL14	GND_AL14	
P39	PCIE_VSS_P39		AL17	GND_AL17	
R34	PCIE_VSS_R34		AL20	GND_AL20	
T31	PCIE_VSS_T31		AL23	GND_AL23	
T34	PCIE_VSS_T34		AL26	GND_AL26	
T39	PCIE_VSS_T39		AL32	GND_AL32	
U31	PCIE_VSS_U31		AM9	GND_AM9	
U34	PCIE_VSS_U34		AM11	GND_AM11	
V39	PCIE_VSS_V39		AM31	GND_AM31	
W31	PCIE_VSS_W31		AN2	GND_AN2	
W34	PCIE_VSS_W34		AN6	GND_AN6	
Y34	PCIE_VSS_Y34		AN8	GND_AN8	
Y39	PCIE_VSS_Y39		AN11	GND_AN11	
A39	VSS_MECH_A39		AN30	GND_AN30	
AW1	VSS_MECH_AW1		AP7	GND_AP7	
AW39	VSS_MECH_AW39		AP9	GND_AP9	
			AP11	GND_AP11	
			AR5	GND_AR5	
			B7	GND_B7	
			B9	GND_B9	
			B11	GND_B11	
			B13	GND_B13	
			B15	GND_B15	
			B17	GND_B17	
			B19	GND_B19	
			B21	GND_B21	
			B23	GND_B23	
			B25	GND_B25	
			B27	GND_B27	
			B29	GND_B29	
			B31	GND_B31	
			B33	GND_B33	
			C1	GND_C1	
			C39	GND_C39	
			E5	GND_E5	
			E35	GND_E35	
			F7	GND_F7	
			F9	GND_F9	
			F11	GND_F11	
			F13	GND_F13	
			F15	GND_F15	
			F17	GND_F17	
			F19	GND_F19	
			F21	GND_F21	
			F23	GND_F23	
			F25	GND_F25	
			F27	GND_F27	
			F29	GND_F29	
				GND_FX_EN	XNC

SYNC MASTER=K92 SUMA SYNC DATE=06/15/2010


Whistler DP PWR/GNDs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION: 1
 BRANCH: 88 OF 132
 SHEET: 80 OF 101

GPU VCore Regulator



GPU VCore Setpoints

VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	1	0	1	0.74675V	K18		-
1	0	0	1	0	0.82400V	-	K18	-
0	1	1	1	1	0.90125V	-	-	K18

GPU VCore Setpoints not up-to-date!

K91F Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID1_P11V	GPUVID4_0, GPUVID3_0, GPUVID2_1, GPUVID1_1, GPUVID0_1

VIMON = 31 x Io x Rsns x (1 + Ris2/Ris1)
 In K9x, the equation will be:
 VIMON = 31 x Io x R8940 x (1+ R8902/R8901)
 VIMON = 31x Io x 1mOhm x 2.074 = Io x 64.29 mV/A

SYNC MASTER=K91 ERIC SYNC DATE=12/21/2010


GPU (Whistler) CORE SUPPLY

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 89 OF 132
 SHEET: 81 OF 101

LCD (LVDS) INTERFACE




518S0651


SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
LVDS Display Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		82 OF 101	
IV ALL RIGHTS RESERVED			

LVDS Transmitter Termination


All emulated LVDS outputs require this termination




DP AUX, DDC, & HPD muxing to IG/EG



T29/DP HOT PLUG IN



LVDS DDC MUX



SYNC MASTER=K92 MLB		SYNC DATE=11/21/2010	
PAGE TITLE			
Muxed Graphics Support			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	92 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	83 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

T29 A High-Speed Signals

T29 signals are P/N-swapped after AC caps to improve layout.

DP A Super-Driver

PS8301 I2C Addresses:


A1	A0	Addr (W/R)
0	0	0x96/0x97
0	1	0xB6/0xB7
1	0	0x94/0x95
1	1	0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

Port A MCU

=T29_WAKE_L:
use PCIE_WAKE#

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.



SYNC MASTER=T29 REF SYNC DATE=10/16/2010

DisplayPort/T29 A MUXing

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION: 1
PAGE: 93 OF 132
SHEET: 84 OF 101


3.3V/HV Power MUX

Port A 3.3V Power Switch

Port A HV Power Switch



DisplayPort/T29 A Connector



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0 OHM, 5, 1/16W, 0402, SMD, LF	C9412		
132S0121	1	CAP, CER, 0.1UF, 10%, 6.3V, X5R, 0201, SMD	R9405		
132S0121	1	CAP, CER, 0.1UF, 10%, 6.3V, X5R, 0201, SMD	R9406		


SYNC MASTER=T29 REF SYNC DATE=10/16/2010

DisplayPort/T29 A Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED


DRAWING NUMBER: D
 REVISION: 1
 BRANCH: 94 OF 132
 SHEET: 85 OF 101



SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
PAGE TITLE 1V0 GPU / 1V5 FB Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	95 OF 132
		SHEET	86 OF 101

GMUX CPLD

LVDS Receiver Termination




SYNC MASTER=K91 MARY SYNC DATE=08/03/2010

GRAPHICS MUX (GMUX)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 96 OF 132
SHEET: 87 OF 101



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0.402	R9717, R9718, R9719		BKLT:ENG
103S0198	RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0.402	R9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K901 KIR&VNC DATE=06/25/2010

LCD Backlight Driver

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 97 OF 132
SHEET: 88 OF 101


GPU Rail Sequencing

Whistler GPU requires rails to come up in the following order:


- 1) GPU_3.3V
- 2) GPUvcORE
- 3) GPU_1.0V
- 4) GPU_1.8V;GDDR5 1.5/1.35V




PCH S0 PWRGD



EXT GPU PWRGD Pullup



Unused PGOOD signal



SYNC MASTER=K91 MARY		SYNC DATE=08/03/2010	
PAGE TITLE Power Sequencing EG/PCH S0			
DRAWING NUMBER D		SIZE D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
PAGE 99 OF 132		SHEET 89 OF 101	

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_VID	*	0.457 MM	?

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.8

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	PCIE_85D	PCIE	DMI_S2N_P<3:0>	6 9 17
DMI_S2N	PCIE_85D	PCIE	DMI_S2N_N<3:0>	6 9 17
DMI_N2S	PCIE_85D	PCIE	DMI_N2S_P<3:0>	9 17
DMI_N2S	PCIE_85D	PCIE	DMI_N2S_N<3:0>	9 17
FDI_DATA	PCIE_85D	PCIE	FDI_DATA_P<7:0>	6 9 17
FDI_DATA	PCIE_85D	PCIE	FDI_DATA_N<7:0>	6 9 17
	CPU_50S	CPU_AGTL	FDI_FSYN<1..0>	6 9 17
	CPU_50S	CPU_AGTL	FDI_LSYN<1..0>	6 9 17
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_P	10 16
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_N	10 16
	CPU_50S	CPU_AGTL	FDI_INT	6 9 17
CPU_PECT	CPU_50S	PCIE	CPU_PECT	10 19 44
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC	10 17
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM_MEM_PWRGD	10 17 29
XDP_CPU_PWRGD	CPU_50S	CPU_ITP	XDP_CPU_PWRGD	23
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP_DBRESET_L	10 23 25
XDP_CPU_PRDY_L	CPU_50S	CPU_ITP	XDP_CPU_PRDY_L	10 23
XDP_CPU_PREQ_L	CPU_50S	CPU_ITP	XDP_CPU_PREQ_L	10 23
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP0	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP1	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP2	
CPU_CFG	CPU_50S	CPU_ITP	CPU_CFG<11..0>	9 23
CPU_CFG	CPU_50S	CPU_ITP	CPU_CFG<17..16>	9 23
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU_CATERR_L	10
CPU_50S	CPU_50S	CPU_AGTL	CPU_PROC_SEL_L	10 17
CPU_50S	CPU_50S	CPU_AGTL	TP_CPU_VTT_SELECT	8
CPU_50S	CPU_50S	CPU_AGTL	CPU_PROCHOT_L	10 45 67
CPU_50S	CPU_50S	CPU_AGTL	CPU_PWRGD	10 19 23
PM_THRMTRIP_L	CPU_50S	CPU_BMIT	PM_THRMTRIP_L	10 19
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P	10 16
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N	10 16
XDP_CLK_PCH	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_P	16 23
XDP_CLK_PCH	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_N	16 23
XDP_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P	23
XDP_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N	23
PM_DPRSLEVR	CPU_55S	CPU_BMIT	CPU_PSI_L	
CPU_50S	CPU_50S	CPU_AGTL	PM_DPRSLEVR	
CPU_27P4S	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	9
CPU_27P4S	CPU_27P4S	CPU_COMP	CPU_PEG_RBIAS	
CPU_27P4S	CPU_27P4S	CPU_COMP	CPU_COMP3	
CPU_27P4S	CPU_27P4S	CPU_COMP	CPU_COMP2	
CPU_27P4S	CPU_27P4S	CPU_COMP	CPU_COMP1	
CPU_27P4S	CPU_27P4S	CPU_COMP	CPU_COMP0	
XDP_TDI	CPU_50S	CPU_ITP	XDP_CPU_TDI	10 23
XDP_TDO	CPU_50S	CPU_ITP	XDP_CPU_TDO	10 23
XDP_TMS	CPU_50S	CPU_ITP	XDP_CPU_TMS	10 23
XDP_TCK	CPU_50S	CPU_ITP	XDP_CPU_TCK	10 23
XDP_TRST_L	CPU_50S	CPU_ITP	XDP_CPU_TRST_L	10 23
XDP_BPM	CPU_50S	CPU_ITP	XDP_BPM_L<3..0>	10 23
XDP_BPM_L	CPU_50S	CPU_ITP	XDP_BPM_L<7..4>	10 23
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP_CPURST_L	23
CPU_55S	CPU_55S	CPU_BMIT	CPU_VID<6..0>	8
CPU_50S	CPU_50S	CPU_AGTL	CPUIMVP_IMON	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	12 67
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	12 67
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_P	12 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_N	12 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P	12 67
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N	12 67
CPU_27P4S	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	12
CPU_27P4S	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	12
CPU_27P4S	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	12
CPU_27P4S	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	12
PM_DPRSLEVR	CPU_55S	CPU_BMIT	GFX_VID<6..0>	8
CPU_50S	CPU_50S	CPU_AGTL	GFX_DPRSLEVR	
CPU_50S	CPU_50S	CPU_AGTL	GFX_VR_EN	
CPU_50S	CPU_50S	CPU_AGTL	GFXIMVP_IMON	
PCIE_85D	PCIE_85D	PCIE	PEG_R2D_P<7..0>	73
PCIE_85D	PCIE_85D	PCIE	PEG_R2D_N<7..0>	73
PCIE_85D	PCIE_85D	PCIE	PEG_R2D_C_P<7..0>	8 73
PCIE_85D	PCIE_85D	PCIE	PEG_R2D_C_N<7..0>	8 73
PCIE_85D	PCIE_85D	PCIE	PEG_D2R_P<7..0>	8 73
PCIE_85D	PCIE_85D	PCIE	PEG_D2R_N<7..0>	8 73
PCIE_85D	PCIE_85D	PCIE	PEG_D2R_C_P<7..0>	73
PCIE_85D	PCIE_85D	PCIE	PEG_D2R_C_N<7..0>	73
CPU_50S	CPU_50S	CPU_VID	CPU_VIDSOUT	12 67
CPU_50S	CPU_50S	CPU_VID	CPU_VIDCLK	12 67
CPU_50S	CPU_50S	CPU_VID	CPU_VIDALERT_L	12 67

SYNC MASTER=K92 MLB SYNC DATE=08/09/2010

CPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 100 OF 132
 SHEET: 90 OF 101

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

DDR3:
 DQ/DM signals should be matched within 0.508mm of associated DQS pair.
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
 DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
 CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
 Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from processor ball to SODIMM pad is 114.3mm.
 SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE	MIN	MAX
	PHYSICAL	SPACING				
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_P<5..0>	6	11	26
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_N<5..0>	6	11	26
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_CKE<3..0>	6	11	26
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_CS_L<3..0>	6	11	26
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_ODT<3..0>	6	11	26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_A<15..0>	6	11	26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BA<2..0>	6	11	26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_RAS_L	6	11	26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_CAS_L	6	11	26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_WE_L	6	11	26
MEM_A_DO_BYTE0	MEM_50S	MEM_DATA	MEM_A_DO<7..0>	6	11	27
MEM_A_DO_BYTE1	MEM_50S	MEM_DATA	MEM_A_DO<15..8>	6	11	27
MEM_A_DO_BYTE2	MEM_50S	MEM_DATA	MEM_A_DO<23..16>	6	11	27
MEM_A_DO_BYTE3	MEM_50S	MEM_DATA	MEM_A_DO<31..24>	6	11	27
MEM_A_DO_BYTE4	MEM_50S	MEM_DATA	MEM_A_DO<39..32>	6	11	27
MEM_A_DO_BYTE5	MEM_50S	MEM_DATA	MEM_A_DO<47..40>	6	11	27
MEM_A_DO_BYTE6	MEM_50S	MEM_DATA	MEM_A_DO<55..48>	6	11	27
MEM_A_DO_BYTE7	MEM_50S	MEM_DATA	MEM_A_DO<63..56>	6	11	27
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS_P<0>	6	11	27
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS_N<0>	6	11	27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS_P<1>	6	11	27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS_N<1>	6	11	27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS_P<2>	6	11	27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS_N<2>	6	11	27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS_P<3>	6	11	27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS_N<3>	6	11	27
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS_P<4>	6	11	27
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS_N<4>	6	11	27
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS_P<5>	6	11	27
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS_N<5>	6	11	27
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS_P<6>	6	11	27
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS_N<6>	6	11	27
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS_P<7>	6	11	27
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS_N<7>	6	11	27
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_P<5..0>	6	11	28
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_N<5..0>	6	11	28
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM_B_CKE<3..0>	6	11	28
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM_B_CS_L<3..0>	6	11	28
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM_B_ODT<3..0>	6	11	28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<15..0>	6	11	28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BA<2..0>	6	11	28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_RAS_L	6	11	28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_CAS_L	6	11	28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_WE_L	6	11	28
MEM_B_DO_BYTE0	MEM_50S	MEM_DATA	MEM_B_DO<7..0>	6	11	27
MEM_B_DO_BYTE1	MEM_50S	MEM_DATA	MEM_B_DO<15..8>	6	11	27
MEM_B_DO_BYTE2	MEM_50S	MEM_DATA	MEM_B_DO<23..16>	6	11	27
MEM_B_DO_BYTE3	MEM_50S	MEM_DATA	MEM_B_DO<31..24>	6	11	27
MEM_B_DO_BYTE4	MEM_50S	MEM_DATA	MEM_B_DO<39..32>	6	11	27
MEM_B_DO_BYTE5	MEM_50S	MEM_DATA	MEM_B_DO<47..40>	6	11	27
MEM_B_DO_BYTE6	MEM_50S	MEM_DATA	MEM_B_DO<55..48>	6	11	27
MEM_B_DO_BYTE7	MEM_50S	MEM_DATA	MEM_B_DO<63..56>	6	11	27
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS_P<0>	6	11	27
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS_N<0>	6	11	27
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS_P<1>	6	11	27
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS_N<1>	6	11	27
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS_P<2>	6	11	27
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS_N<2>	6	11	27
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS_P<3>	6	11	27
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS_N<3>	6	11	27
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS_P<4>	6	11	27
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS_N<4>	6	11	27
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS_P<5>	6	11	27
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS_N<5>	6	11	27
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS_P<6>	6	11	27
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS_N<6>	6	11	27
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS_P<7>	6	11	27
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS_N<7>	6	11	27

SYNC MASTER=K18 MLB SYNC DATE=04/27/2010

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

101 OF 132 SHEET
 91 OF 101 SHEET

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	18L3, 18L4, 18L9, 18L10	=4:1_SPACING	?	DISPLAYPORT	TOP, BOTTOM	=4:1_SPACING	?
LVDS	18L3, 18L4, 18L9, 18L10	=4:1_SPACING	?	LVDS	TOP, BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	18L3, 18L4, 18L9, 18L10	=5:1_SPACING	?	SATA	TOP, BOTTOM	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	18L3, 18L4, 18L9, 18L10	=4:1_SPACING	?	USB	TOP, BOTTOM	=4:1_SPACING	?
USB_RBIAS	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_P	8 17 83
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_N	8 17 83
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_P	18 87
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_N	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_P<2..0>	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_N<2..0>	18 87
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC_LVDS_IG_A_DATAP<3>	8 18
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC_LVDS_IG_A_DATAN<3>	8 18
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_P<2..0>	18 87
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_N<2..0>	18 87
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_P	16 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_N	16 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_P	6 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_N	6 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_UF_P	41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_UF_N	41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_P	16 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_N	16 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_C_P	6 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_C_N	6 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_P	16 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_N	16 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_P	6 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_N	6 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P	16 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_N	16 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_UF_P	6 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_UF_N	6 41
PCH_SATA3_ICOMP	SATA_50SE	SATA_ICOMP	PCH_SATA3COMP	16
PCH_SATA_ICOMP	SATA_37SE	SATA_ICOMP	PCH_SATAICOMP	16
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_P	18 24
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_N	18 24
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_P	18 24
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_N	18 24
USB_EXTA	USB_85D	USB	USB_EXTA_P	24 42
USB_EXTA	USB_85D	USB	USB_EXTA_N	24 42
USB_EXTR	USB_85D	USB	USB_EXTR_P	24 42
USB_EXTR	USB_85D	USB	USB_EXTR_N	24 42
USB_EXTC	USB_85D	USB	USB_EXTC_P	8 24
USB_EXTC	USB_85D	USB	USB_EXTC_N	8 24
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_P	6 31
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_N	6 31
USB_BT	USB_85D	USB	USB_BT_P	24 31
USB_BT	USB_85D	USB	USB_BT_N	24 31
USB_TPAD	USB_85D	USB	USB_TPAD_P	24 52
USB_TPAD	USB_85D	USB	USB_TPAD_N	24 52
USB_IR	USB_85D	USB	USB_IR_P	24 43
USB_IR	USB_85D	USB	USB_IR_N	24 43
PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS	PCH_USB_RBIAS	18
USB_T29A	USB_85D	USB	USB_T29A_P	8 24
USB_T29A	USB_85D	USB	USB_T29A_N	8 24

SYNC MASTER=K92 MLB SYNC DATE=08/09/2010

PCH Constraints 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 102 OF 132
 SHEET: 92 OF 101

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
LPC_AD	LPC_50S	LPC	LPC_AD<3..0>	6 16 44 46 87
LPC_FRAME_L	LPC_50S	LPC	LPC_FRAME_L	6 16 44 46 87
LPC_RESET_L	LPC_50S	LPC	LPCPLUS_RESET_L	6 25 46 87
PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R	18 25
CLK_LPC_50S	CLK_LPC	CLK_LPC	LPC_CLK33M_SMC	25 44
CLK_LPC_50S	CLK_LPC	CLK_LPC	LPC_CLK33M_LPCPLUS	6 25 46
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	16 23 26 28 30 41 47 61 88
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	16 23 26 28 30 41 47 61 88
SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK	16 47
SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA	16 47
SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK	16 47
SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA	16 47
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	16 56
HDA_BIT_CLK_R	HDA_50S	HDA	HDA_BIT_CLK_R	16
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	16 56
HDA_SYNC_R	HDA_50S	HDA	HDA_SYNC_R	16
HDA_RST_L	HDA_50S	HDA	HDA_RST_L	16
HDA_RST_R_L	HDA_50S	HDA	HDA_RST_R_L	16 56
HDA_RST_L	HDA_50S	HDA	HDA_RST_L	16 56
HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	16 56
AUD_SDI_R	HDA_50S	HDA	AUD_SDI_R	56
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT	16 56
HDA_SDOUT_R	HDA_50S	HDA	HDA_SDOUT_R	16
SPI_CLK	SPI_55S	SPI	SPI_CLK_R	16 46
SPI_CLK	SPI_55S	SPI	SPI_CLK	46
SPI_MOST	SPI_55S	SPI	SPI_MOST_R	16 46
SPI_MOST	SPI_55S	SPI	SPI_MOST	46
SPI_MISO	SPI_55S	SPI	SPI_MISO	16 46
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	16 46
SPI_CS0	SPI_55S	SPI	SPI_CS0_L	46
PCIE_ENET_R2D_P	PCIE_85D	PCIE	PCIE_ENET_R2D_P	36
PCIE_ENET_R2D_N	PCIE_85D	PCIE	PCIE_ENET_R2D_N	36
PCIE_ENET_R2D_C_P	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	16 36
PCIE_ENET_R2D_C_N	PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	16 36
PCIE_ENET_D2R_P	PCIE_85D	PCIE	PCIE_ENET_D2R_P	16 36
PCIE_ENET_D2R_N	PCIE_85D	PCIE	PCIE_ENET_D2R_N	16 36
PCIE_ENET_D2R_C_P	PCIE_85D	PCIE	PCIE_ENET_D2R_C_P	36
PCIE_ENET_D2R_C_N	PCIE_85D	PCIE	PCIE_ENET_D2R_C_N	36
PCIE_AP_R2D_P	PCIE_85D	PCIE	PCIE_AP_R2D_P	6 31
PCIE_AP_R2D_N	PCIE_85D	PCIE	PCIE_AP_R2D_N	6 31
PCIE_AP_R2D_C_P	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	16 31
PCIE_AP_R2D_C_N	PCIE_85D	PCIE	PCIE_AP_R2D_C_N	16 31
PCIE_AP_D2R_P	PCIE_85D	PCIE	PCIE_AP_D2R_P	6 16 31
PCIE_AP_D2R_N	PCIE_85D	PCIE	PCIE_AP_D2R_N	6 16 31
PCIE_FW_R2D_P	PCIE_85D	PCIE	PCIE_FW_R2D_P	38
PCIE_FW_R2D_N	PCIE_85D	PCIE	PCIE_FW_R2D_N	38
PCIE_FW_R2D_C_P	PCIE_85D	PCIE	PCIE_FW_R2D_C_P	16 38
PCIE_FW_R2D_C_N	PCIE_85D	PCIE	PCIE_FW_R2D_C_N	16 38
PCIE_FW_D2R_P	PCIE_85D	PCIE	PCIE_FW_D2R_P	16 38
PCIE_FW_D2R_N	PCIE_85D	PCIE	PCIE_FW_D2R_N	16 38
PCIE_FW_D2R_C_P	PCIE_85D	PCIE	PCIE_FW_D2R_C_P	38
PCIE_FW_D2R_C_N	PCIE_85D	PCIE	PCIE_FW_D2R_C_N	38
PCIE_CLK100M_PCH_P	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_PCH_P	16
PCIE_CLK100M_PCH_N	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_PCH_N	16
PCIE_CLK100M_T29_P	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_T29_P	16 33
PCIE_CLK100M_T29_N	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_T29_N	16 33
PCH_CLK96M_DOT_P	CLK_PCH_90D	CLK_PCH	PCH_CLK96M_DOT_P	16
PCH_CLK96M_DOT_N	CLK_PCH_90D	CLK_PCH	PCH_CLK96M_DOT_N	16
PCH_CLK100M_SATA_P	CLK_PCH_90D	CLK_PCH	PCH_CLK100M_SATA_P	16
PCH_CLK100M_SATA_N	CLK_PCH_90D	CLK_PCH	PCH_CLK100M_SATA_N	16
PCH_CLK14P3M_REFCLK	CPH_50S	CLK_PCH	PCH_CLK14P3M_REFCLK	16
PCH_CLK33M_PCIIN	CPH_50S	CLK_PCH	PCH_CLK33M_PCIIN	16 25
PEG_CLK100M_P	CLK_PCH_90D	CLK_PCH	PEG_CLK100M_P	16 73
PEG_CLK100M_N	CLK_PCH_90D	CLK_PCH	PEG_CLK100M_N	16 73
PCIE_CLK100M_ENET_P	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_ENET_P	16 36
PCIE_CLK100M_ENET_N	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_ENET_N	16 36
PCIE_CLK100M_AP_P	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_AP_P	16 31
PCIE_CLK100M_AP_N	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_AP_N	16 31
PCIE_CLK100M_FW_P	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_FW_P	16 38
PCIE_CLK100M_FW_N	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_FW_N	16 38
NC_PCIE_CLK100M_EXCARD_P	CLK_PCH_90D	CLK_PCH	NC_PCIE_CLK100M_EXCARD_P	8 16
NC_PCIE_CLK100M_EXCARD_N	CLK_PCH_90D	CLK_PCH	NC_PCIE_CLK100M_EXCARD_N	8 16
PCIE_T29_R2D_C_P<3..0>	PCIE_85D	PCIE	PCIE_T29_R2D_C_P<3..0>	8 9 33
PCIE_T29_R2D_C_N<3..0>	PCIE_85D	PCIE	PCIE_T29_R2D_C_N<3..0>	8 9 33
PCIE_T29_R2D_P<3..0>	PCIE_85D	PCIE	PCIE_T29_R2D_P<3..0>	33
PCIE_T29_R2D_N<3..0>	PCIE_85D	PCIE	PCIE_T29_R2D_N<3..0>	33
PCIE_T29_D2R_P<3..0>	PCIE_85D	PCIE	PCIE_T29_D2R_P<3..0>	8 9 33
PCIE_T29_D2R_N<3..0>	PCIE_85D	PCIE	PCIE_T29_D2R_N<3..0>	8 9 33
PCIE_T29_D2R_C_P<3..0>	PCIE_85D	PCIE	PCIE_T29_D2R_C_P<3..0>	33
PCIE_T29_D2R_C_N<3..0>	PCIE_85D	PCIE	PCIE_T29_D2R_C_N<3..0>	33

SYNC MASTER=K92 MLB SYNC DATE=08/09/2010

PCH Constraints 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 103 OF 132
SHEET: 93 OF 101

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR	*	=3X_DIELECTRIC	?

SOURCE: Attila Farkas Email - 8/2/10

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
ENET_50S	ENET_3X		BCM5764_CLK25M_XTALI
ENET_50S	ENET_3X		BCM5764_CLK25M_XTALO
ENET_50S	ENET_3X		ENET_RESET_L
ENET_MDI	ENET_MDI		ENET_MDI_P<3..0>
ENET_100D	ENET_MDI		ENET_MDI_N<3..0>
ENET_50S	ENET_CR		SDCONN_DATA_R<7..0>
ENET_50S	ENET_CR		SDCONN_CMD_R
ENET_50S	ENET_CR		SDCONN_CLK_R
ENET_50S	ENET_CR		SDCONN_DATA<7..0>
ENET_50S	ENET_CR		SDCONN_CMD
ENET_50S	ENET_CR		SDCONN_CLK
ENET_50S	ENET_CR		SDCONN_CLK_R_L

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_110D	FW_TP		NC_FWO_TPAP
FW_110D	FW_TP		NC_FWO_TPAN
FW_110D	FW_TP		NC_FWO_TBPB
FW_110D	FW_TP		NC_FWO_TPBH
FW_110D	FW_TP		FW_PORT1_TPA_P
FW_110D	FW_TP		FW_PORT1_TPA_N
FW_110D	FW_TP		FW_PORT1_TPB_P
FW_110D	FW_TP		FW_PORT1_TPB_N
Port 2 Not Used			

SYNC MASTER=K91 ERIC SYNC DATE=08/03/2010

Ethernet/FW Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 104 OF 132
 SHEET: 94 OF 101

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?	T29DP	TOP,BOTTOM	=7x_DIELECTRIC	?

T29 IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_C P<3..0>	6 33 78
	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_C N<3..0>	6 33 78
	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_P<3..0>	6 33
	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_N<3..0>	6 33
	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_C P	6 33 78
	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_C N	6 33 78
	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_P	6 33
	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_N	6 33
	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_C P<3..0>	6 33 78
	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_C N<3..0>	6 33 78
	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_P<3..0>	6 33
	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_N<3..0>	6 33
	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_C P	6 33 78
	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_C N	6 33 78
	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_P	6 33
	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_N	6 33
	DP_85D	DISPLAYPORT	DP_T29SRC_ML_C P<3..0>	
	DP_85D	DISPLAYPORT	DP_T29SRC_ML_C N<3..0>	
	DP_85D	DISPLAYPORT	DP_T29SRC_AUXCH_C P	
	DP_85D	DISPLAYPORT	DP_T29SRC_AUXCH_C N	
	T29_I2C_55S	T29_I2C	I2C T29_SCL	33 47 84
	T29_I2C_55S	T29_I2C	I2C T29_SDA	33 47 84
	T29_SPI_CLK	T29_SPI_55S	T29_SPI_CLK	33
	T29_SPI_MOSI	T29_SPI_55S	T29_SPI_MOSI	33
	T29_SPI_MISO	T29_SPI_55S	T29_SPI_MISO	33
	T29_SPI_CS_L	T29_SPI_55S	T29_SPI_CS_L	33
	T29DP_80D	T29DP	T29_R2D_C P<3..0>	6 8 33 84
	T29DP_80D	T29DP	T29_R2D_C N<3..0>	6 8 33 84
	T29DP_100D	T29DP	T29_D2R_P<3..0>	6 8 33 84
	T29DP_100D	T29DP	T29_D2R_N<3..0>	6 8 33 84

Only used on hosts supporting T29 video-in

T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
	T29DP_80D	T29DP	T29_R2D_P<0>	6 84
	T29DP_80D	T29DP	T29_R2D_N<0>	6 84
	T29DP_80D	T29DP	T29_R2D_P<1>	6 84
	T29DP_80D	T29DP	T29_R2D_N<1>	6 84
	T29DP_80D	T29DP	T29_R2D_C F P<1..0>	84
	T29DP_80D	T29DP	T29_R2D_C F N<1..0>	84
	T29DP_100D	T29DP	T29_D2R_C P<0>	6 84 85
	T29DP_100D	T29DP	T29_D2R_C N<0>	6 84 85
	T29DP_100D	T29DP	T29_D2R_C P<1>	6 84 85
	T29DP_100D	T29DP	T29_D2R_C N<1>	6 84 85
	T29DP_100D	T29DP	T29DPA_D2R1_AUXCH_P	6 85
	T29DP_100D	T29DP	T29DPA_D2R1_AUXCH_N	6 85
	T29DP_80D	T29DP	DP_SDRVA_ML_C P<3..0>	6 84
	T29DP_80D	T29DP	DP_SDRVA_ML_C N<3..0>	6 84
	T29DP_80D	T29DP	DP_SDRVA_ML_R P<3..0>	84
	T29DP_80D	T29DP	DP_SDRVA_ML_R N<3..0>	84
	T29DP_80D	T29DP	DP_SDRVA_ML_P<2..0:2>	6 84 85
	T29DP_80D	T29DP	DP_SDRVA_ML_N<2..0:2>	6 84 85
	T29DP_80D	T29DP	DP_SDRVA_ML_P<3..1:2>	84
	T29DP_80D	T29DP	DP_SDRVA_ML_N<3..1:2>	84
	T29DP_80D	T29DP	DP_SDRVA_AUXCH_P	84
	T29DP_80D	T29DP	DP_SDRVA_AUXCH_N	84
	T29DP_80D	T29DP	DP_SDRVA_AUXCH_C P	84
	T29DP_80D	T29DP	DP_SDRVA_AUXCH_C N	84
	T29DP_80D	T29DP	T29DPA_ML_P<3..0>	6 84 85
	T29DP_80D	T29DP	T29DPA_ML_N<3..0>	6 84 85
	T29DP_80D	T29DP	T29DPA_ML_C P<3..0>	84 85
	T29DP_80D	T29DP	T29DPA_ML_C N<3..0>	84 85
	T29DP_80D	T29DP	DP_A_EXT_AUXCH_P	84 85
	T29DP_80D	T29DP	DP_A_EXT_AUXCH_N	84 85
	T29DP_80D	T29DP	T29_R2D_P<2>	
	T29DP_80D	T29DP	T29_R2D_N<2>	
	T29DP_80D	T29DP	T29_R2D_P<3>	
	T29DP_80D	T29DP	T29_R2D_N<3>	
	T29DP_80D	T29DP	T29_R2D_C F P<3..2>	
	T29DP_80D	T29DP	T29_R2D_C F N<3..2>	
	T29DP_100D	T29DP	T29_D2R_C P<2>	
	T29DP_100D	T29DP	T29_D2R_C N<2>	
	T29DP_100D	T29DP	T29_D2R_C P<3>	
	T29DP_100D	T29DP	T29_D2R_C N<3>	
	T29DP_100D	T29DP	T29DPB_D2R3_AUXCH_P	
	T29DP_100D	T29DP	T29DPB_D2R3_AUXCH_N	
	T29DP_80D	T29DP	DP_SDRVB_ML_C P<3..0>	
	T29DP_80D	T29DP	DP_SDRVB_ML_C N<3..0>	
	T29DP_80D	T29DP	DP_SDRVB_ML_R P<3..0>	
	T29DP_80D	T29DP	DP_SDRVB_ML_R N<3..0>	
	T29DP_80D	T29DP	DP_SDRVB_ML_P<2..0:2>	95
	T29DP_80D	T29DP	DP_SDRVB_ML_N<2..0:2>	95
	T29DP_80D	T29DP	DP_SDRVB_ML_P<3..1:2>	
	T29DP_80D	T29DP	DP_SDRVB_ML_N<3..1:2>	
	T29DP_80D	T29DP	DP_SDRVB_AUXCH_P	
	T29DP_80D	T29DP	DP_SDRVB_AUXCH_N	
	T29DP_80D	T29DP	DP_SDRVB_AUXCH_C P	
	T29DP_80D	T29DP	DP_SDRVB_AUXCH_C N	
	T29DP_80D	T29DP	T29DPB_ML_P<3..0>	
	T29DP_80D	T29DP	T29DPB_ML_N<3..0>	
	T29DP_80D	T29DP	T29DPB_ML_C P<3..0>	
	T29DP_80D	T29DP	T29DPB_ML_C N<3..0>	
	T29DP_80D	T29DP	DP_B_EXT_AUXCH_P	
	T29DP_80D	T29DP	DP_B_EXT_AUXCH_N	

Only used on dual-port hosts.

SYNC MASTER=T29_REF SYNC DATE=10/16/2010

T29 Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
PAGE: 105 OF 132
SHEET: 95 OF 101

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IT01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB	SMBUS_SMC_A_S3_SCL	6 31 44 47 53 54
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB	SMBUS_SMC_A_S3_SDA	6 31 44 47 53 54
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_B_S0_SCL	44 47 50
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB	SMBUS_SMC_B_S0_SDA	44 47 50
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	6 31 44 47 50 79
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	6 31 44 47 50 79
SMBUS_SMC_BSA_SCL	SMB_50S	SMB	SMBUS_SMC_BSA_SCL	6 44 47 62 63
SMBUS_SMC_BSA_SDA	SMB_50S	SMB	SMBUS_SMC_BSA_SDA	6 44 47 62 63
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_MGMT_SCL	44 47 100
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB	SMBUS_SMC_MGMT_SDA	44 47 100

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	IT01_DIFFPAIR		CHGR_CSI_P	63
	IT01_DIFFPAIR		CHGR_CSI_N	63
CHGR_CSO	IT01_DIFFPAIR		CHGR_CSO_P	63
	IT01_DIFFPAIR		CHGR_CSO_N	63

A B C D

A B C D

SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
SMC Constraints			
		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	106 OF 132
		SHEET	96 OF 101

GDDR5 Frame Buffer Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR5_45R50SE, GDDR5_45SE, GDDR5_80D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR5_CLK, GDDR5_CMD, GDDR5_DATA, GDDR5_EDC.

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP_85D, LVDS_85D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DISPLAYPORT, LVDS.

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel. DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm. DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm. Max length of LVDS/DisplayPort/TMDS traces: 13 inches.

SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR5 FB A Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net types like FB_A0_CLK_P, FB_A0_CLK_N, FB_A1_CLK_P, etc.

GDDR5 FB B Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net types like FB_B0_CLK_P, FB_B0_CLK_N, FB_B1_CLK_P, etc.

MUXGFX Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net types like LVDS_A_CLK_P, LVDS_A_DATA_P<2..0>, etc.

Whistler Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net types like GPU_CLK27M, GPU_CLK100M, LVDS_EG_A_CLK_P, etc.

GPU (Whistler) CONSTRAINTS. Apple Inc. NOTICE OF PROPRIETARY PROPERTY. SYNC MASTER=K92 MLB SYNC DATE=08/09/2010. DRAWING NUMBER: D. PAGE: 107 OF 132. SHEET: 97 OF 101.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE
MEM_72D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE
PCIE_85D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	10 MM_OVERRIDE	VERRIDE	VERRIDE
USB_85D_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
CPU_27P4S_OVERRIDE	BOTTOM	VERRIDE	VERRIDE	0.23 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

K91 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
ENET_100D	ENETCONN	ENETCONN	ENETCONN_P<3..0>
ENET_100D	ENETCONN	ENETCONN	ENETCONN_N<3..0>
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPUTHMSNS_D2_P
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPUTHMSNS_D2_N
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPU_THERMD_P
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPU_THERMD_N
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	GPU_THERMD_P
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	GPU_THERMD_N
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	GPU_TDIODE_P
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	GPU_TDIODE_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSAS0_CS_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSAS0_CS_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSAISNS_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSAISNS_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V5_S3_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V5_S3_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOS0_CS_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOS0_CS_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOISNS_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOISNS_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GPUISNS_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GPUISNS_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V5_S3_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V5_S3_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_AIRPORT_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_AIRPORT_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_AIRPORT_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_AIRPORT_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCDBKLT_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCDBKLT_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_PPIV0_S0GPU_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_PPIV0_S0GPU_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_PPIV0_S0GPU_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_PPIV0_S0GPU_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	PPIV8_S0GPU_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	PPIV8_S0GPU_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	PPIV8_S0GPU_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	PPIV8_S0GPU_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	PPIV5_S0GPU_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	PPIV5_S0GPU_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	PPIV5_S0GPU_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	PPIV5_S0GPU_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIMVP_ISNSIG_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIMVP_ISNSIG_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIMVP_ISNSIG_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIMVP_ISNSIG_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_OTHER_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_OTHER_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_GPU_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_GPU_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIMVP_ISNS_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIMVP_ISNS_N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_R_P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_R_N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_L_P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_L_N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_R_P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_R_N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_LIN_P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_LIN_N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_RIN_P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_RIN_N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_SUBIN_P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_SUBIN_N

K91 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N
	1T01_DIFFPAIR		CHGR_CSI_R_P
	1T01_DIFFPAIR		CHGR_CSI_R_N
	1T01_DIFFPAIR		CHGR_CSO_R_P
	1T01_DIFFPAIR		CHGR_CSO_R_N
(USB_EXTN)	USB_85D	USB	USB2_EXTN_MUXED_P
(USB_EXTN)	USB_85D	USB	USB2_EXTN_MUXED_N
(USB_EXTN)	USB_85D	USB	USB2_LT1_P
(USB_EXTN)	USB_85D	USB	USB2_LT1_N
			CONN_USB2_BT_P
			CONN_USB2_BT_N
			USB_LT2_P
			USB_LT2_N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SSM2375L_P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SSM2375L_N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SSM2375R_P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SSM2375R_N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SSM2375S_P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SSM2375S_N
			SPKRCONN_L_OUT_P
			SPKRCONN_L_OUT_N
			SPKRCONN_R_OUT_P
			SPKRCONN_R_OUT_N
			SPKRCONN_S_OUT_P
			SPKRCONN_S_OUT_N
	USB_85D	USB	USB_TPAD_R_P
	USB_85D	USB	USB_TPAD_R_N
	SB_POWER		PP3V3_S5
	SB_POWER		PP3V3_S0
	SB_POWER		PP1V5_S3RS0
	GND		GND

A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

SYNC MASTER=K18 MLB SYNC DATE=04/27/2010

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 108 OF 132
 SHEET: 98 OF 101

K91 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM	0.200 MM	0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM	0.160 MM	0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM	0.190 MM	0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM	0.230 MM	0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM	0.220 MM	0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM	0.330 MM	0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM	0.125 MM	0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM	0.125 MM	0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
PCB Rule Definitions			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	109 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	99 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K91 DINESH		SYNC DATE=08/06/2011	
DEBUG SENSORS AND ADC			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	130 OF 132
		SHEET	100 OF 101



SYNC MASTER=K91 DINESH		SYNC DATE=08/18/2010	
PAGE TITLE Power Supplies BIST			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	132 OF 132
		SHEET	101 OF 101