

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

# SCHEM, WHITE\_ARROW, MLB, K18

## 02/01/10

Page	Contents	Sync	Date	Page	Contents	Sync	Date	Page	Contents	Sync	Date
1	Table of Contents	MASTER	MASTER	46	SMC Support	K18_SENSORS	06/29/2009	91	CPU Constraints	K17_REF	06/15/2009
2	System Block Diagram	K17_REF	06/30/2009	47	LPC+SPI Debug Connector	K17_MLB	06/23/2009	92	Memory Constraints	K17_REF	06/15/2009
3	Power Block Diagram	K17_REF	06/30/2009	48	K18 SMBus Connections	K18_SENSORS	06/18/2009	93	PCH Constraints 1	K17_REF	06/15/2009
4	Revision History	MASTER	MASTER	49	Current & Voltage Sensing	K18_SENSORS	06/29/2009	94	PCH Constraints 2	K17_REF	06/15/2009
5	BOM Configuration	K17_REF	05/28/2009	50	Current Sensing	K18_SENSORS	07/02/2009	95	Ethernet Constraints	K17_REF	06/15/2009
6	Functional / ICT Test	MASTER	MASTER	51	Thermal Sensors	K18_SENSORS	06/18/2009	96	FireWire Constraints	K17_REF	06/15/2009
7	Power Aliases	MASTER	MASTER	52	Fan Connectors	K19_MLB	05/29/2009	97	SMC Constraints	K17_REF	06/15/2009
8	Signal Aliases	K17_REF	06/11/2009	53	WELLSPRING 1	K19_MLB	05/29/2009	98	GPU (GT216) CONSTRAINTS	K17_REF	06/15/2009
9	CPU DMI/PEG/FDI/RSVD	K17_REF	06/15/2009	54	WELLSPRING 2	K19_MLB	05/29/2009	99	Project Specific Constraints	K17_REF	06/15/2009
10	CPU Clock/Misc/JTAG	K17_REF	06/15/2009	55	Sudden Motion Sensor (SMS)	K19_MLB	05/29/2009	100	PCB Rule Definitions	K17_REF	06/15/2009
11	CPU DDR3 Interfaces	K17_REF	06/15/2009	56	DEBUG SENSORS AND ADC	K18_SENSORS	07/07/2009	101	BluRay Decrypter Card Connector	K17_REF	06/15/2009
12	CPU Power (1 of 2)	K17_REF	06/15/2009	57	SPI ROM	K17_REF	06/15/2009				
13	CPU Power (2 of 2)	K17_REF	06/15/2009	58	AUDIO: CODEC/REGULATOR	K18_AUDIO	09/21/2009				
14	CPU Grounds	K17_REF	06/15/2009	59	AUDIO: LINE INPUT FILTER	K18_AUDIO	07/29/2009				
15	CPU Non-GFX Decoupling (1 of 2)	K17_REF	06/15/2009	60	AUDIO: HEADPHONE FILTER	K18_AUDIO	07/29/2009				
16	CPU Non-GFX Decoupling (2 of 2)	K17_REF	06/15/2009	61	AUDIO: SPEAKER AMP	K18_AUDIO	07/29/2009				
17	PCH SATA/PCIE/CLK/LPC/SPI	K17_REF	08/24/2009	62	AUDIO: JACKS	K18_AUDIO	07/29/2009				
18	PCH DMI/FDI/Graphics	K17_REF	06/15/2009	63	AUDIO: JACK TRANSLATORS	K18_AUDIO	07/29/2009				
19	PCH PCI/FlashCache/USB	K18_MLB	10/07/2009	64	DC-In & Battery Connectors	K18_POWER	06/30/2009				
20	PCH MISC	K17_REF	06/15/2009	65	PBus Supply & Battery Charger	K18_POWER	06/30/2009				
21	PCH Power	K17_REF	06/15/2009	66	5V / 3.3V Power Supply	K18_POWER	07/13/2009				
22	PCH Grounds	K17_REF	06/15/2009	67	1.5V DDR3 Supply	K18_POWER	07/14/2009				
23	PCH Non-GFX Decoupling	K17_REF	06/15/2009	68	CPU IMVP VCore Regulator	K18_POWER	06/29/2009				
24	CPU/PCH GFX Decoupling	K17_REF	06/15/2009	69	GFX IMVP VCore Regulator	K18_POWER	07/08/2009				
25	eXtended Debug Port (XDP)	K17_REF	06/15/2009	70	CPUVTT (1.05V) Power Supply	K18_POWER	07/14/2009				
26	Clock (CK505)	K17_MLB	06/23/2009	71	Misc Power Supplies	K18_POWER	06/29/2009				
27	Chipset Support	K17_REF	06/15/2009	72	Power FETs	K18_POWER	06/10/2009				
28	DDR3 SO-DIMM Connector A	MASTER	MASTER	73	Power Control	K17_REF	06/15/2009				
29	DDR3 Byte/Bit Swaps	MASTER	MASTER	74	NV GT216 PCI-E	K17_REF	06/15/2009				
30	DDR3 SO-DIMM Connector B	MASTER	MASTER	75	NV GT216 CORE/FB POWER	K17_REF	06/15/2009				
31	CPU Memory S3 Support	K17_REF	06/15/2009	76	NV GT216 FRAME BUFFER I/F	K17_REF	06/15/2009				
32	FSB/DDR3/FB Vref Margining	K17_REF	06/15/2009	77	GDDR3 Frame Buffer A (Top)	K17_REF	06/15/2009				
33	X16/ALS/CAMERA CONNECTOR	K18_COMMS	06/15/2009	78	GDDR3 Frame Buffer B (Top)	K17_REF	06/15/2009				
34	SecureDigital Card Reader	T27_REF	08/26/2009	79	NV GT216 GPIO/MIO/MISC	K17_REF	06/15/2009				
35	USB HUB 1	K18_MLB	10/07/2009	80	GT216 GPIOs & STRAPS	K17_REF	06/15/2009				
36	USB HUB 2	K23F	10/06/2009	81	NV GT216 VIDEO INTERFACES	K17_REF	06/15/2009				
37	Ethernet PHY (Caesar II/IV)	T27_REF	08/20/2009	82	GPU (GT216) CORE SUPPLY	K18_POWER	07/14/2009				
38	Ethernet Connector	K17_REF	06/15/2009	83	LVDS Display Connector	K19_MLB	05/29/2009				
39	FireWire LLC/PHY (FW643)	K19_MLB	05/29/2009	84	Muxed Graphics Support	K17_REF	06/15/2009				
40	FireWire Port Power	K19_MLB	05/29/2009	85	DisplayPort Connector	K17_REF	06/15/2009				
41	FireWire Ports	K19_MLB	05/29/2009	86	1V8 / 1V55 FB Power Supply	K18_POWER	06/26/2009				
42	SATA Connectors	T27_REF	10/01/2009	87	Graphics MUX (GMUX)	K17_REF	06/15/2009				
43	External USB Connectors	K17_REF	06/15/2009	88	LCD BACKLIGHT DRIVER	K18_BKLT	07/29/2009				
44	Front Flex Support	K19_MLB	05/29/2009	89	LCD Backlight Support	K19_MLB	05/29/2009				
45	SMC	K17_REF	06/15/2009	90	Misc Power Supplies	K18_POWER	06/10/2009				


# ALIASES RESOLVED

## Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8504	1	SCHEM, WHITE_ARROW, MLB, K18	SCH	CRITICAL	
820-2850	1	PCB, WHITE_ARROW, MLB, K18	PCB	CRITICAL	

DRAWING TITLE=MLB  
 ABBREV=DRAWING  
 LAST MODIFIED=Mon Feb 1 10:13:48 2010

DRAWING TITLE		SCHEM, WHITE_ARROW, MLB, K18	
Apple Inc.		DRAWING NUMBER	<SCH_NUM>
		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		1 OF 132	
SHEET		1 OF 101	



SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
<b>System Block Diagram</b>			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		<SCH NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	2 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	2 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



8

7

6

5

4

3

2

1

PROTO:

D

D

C


C

B

B

A

A

SYNC MASTER=MASTER		SYNC DATE=MASTER	
<b>Revision History</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	4 OF 132
		SHEET	4 OF 101

8

7

6

5

4

3

2

1

## BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0952	PCBA, 2.0G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_4GHZ, FB_256_SAMSUNG, K18_PVT, EEEE_DCJ7
639-0953	PCBA, 2.0G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_4GHZ, FB_256_HYNIX, K18_PVT, EEEE_DCJ8
639-0954	PCBA, 2.13G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_53GHZ, FB_512_SAMSUNG, K18_PVT, EEEE_DCJ9
639-0955	PCBA, 2.13G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_53GHZ, FB_512_HYNIX, K18_PVT, EEEE_DCJC
639-0956	PCBA, 2.4G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_66GHZ, FB_512_SAMSUNG, K18_PVT, EEEE_DCJD
639-0957	PCBA, 2.4G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_66GHZ, FB_512_HYNIX, K18_PVT, EEEE_DCJF
085-1404	K18 DEVELOPMENT BOM	

## Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0603	138S0602		ALL	Murata alt to Samsung
157S0058	157S0055		ALL	Delta alt to TDK Magnetics
152S0896	152S0518		ALL	MAG LAYERS ALT TO CYRTEC
155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA
333S0506	333S0535		ALL	Hynix 900M alt to 1000M
516S0805	516S0806		ALL	Holex alt to Foxconn
152S1102	152S1088		ALL	Mag layer alt to Vishay
353S2805	353S2603		ALL	Fairchild wafer option
333S0542	333S0507		ALL	Samsung I die alt to H
128S0264	128S0257		ALL	Sanyo alt to Kemet
128S0303	128S0282		ALL	Panasonic alt to Sanyo
337S3808	337S3839		ALL	A02 alt to A03 GPU
128S0305	128S0294		ALL	6.3V alt to 11V Sanyo

## K18 BOM GROUPS

BOM GROUP	BOM OPTIONS
K18_COMMON	ALTERNATE, COMMON, K18_COMMON1, K18_COMMON2, K18_PROGPARTS, USBHUB_2061, RDRV:8515A2, DCI
K18_COMMON1	BATT_3S, BCM5764M, GL137, CPUPOC_IMAX_40_50, CPUMEM_S0, SMC_EXCARD_NOT, SMC_DEBUG_YES, HUB1_2NONREM, HUB2_3NONREM
K18_COMMON2	GMUXPLL_3V3, GPU_SS_INT, MIKEY, GPUVID_0P90V, DPMUX_EN_PLD, DP_CA_DET_EG_PLD, DP_ESD, VFRQ_SLPS3, SMC_OSC_YES, RAIL_MON
K18_PVT	BMON_PROD, VREFMRGN_NOT, XDP, XDP_NORMAL, XDP_CPU_BPM
K18_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG

BOM GROUP	BOM OPTIONS
FB_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG, FB1V55
FB_256_HYNIX	VRAM4, VRAM_256_HYNIX, FB1V55
FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG, FB1V35
FB_512_HYNIX	VRAM4, VRAM_512_HYNIX, FB1V35

## Bar Code Labels / EEE #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJ7]	CRITICAL	EEEE_DCJ7
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJ8]	CRITICAL	EEEE_DCJ8
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJ9]	CRITICAL	EEEE_DCJ9
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJC]	CRITICAL	EEEE_DCJC
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJD]	CRITICAL	EEEE_DCJD
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJF]	CRITICAL	EEEE_DCJF


## Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3848	1	ARD, SLBPE, PRQ, 2.66G, 35W, C2, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ
337S3847	1	ARD, SLBPF, PRQ, 2.53G, 35W, C2, 3M, BGA	U1000	CRITICAL	CPU_2_53GHZ
337S3846	1	ARD, SLBNA, PRQ, 2.4G, 35W, C2, 4M, BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3849	1	IC, PCH, IBEX PEAK-M, SLG2S, PRQ, B3, BGA	U1800	CRITICAL	
337S3839	1	IC, GPU, NV GT216 LP++, 969BGA, 40NM, A03	U8000	CRITICAL	
343S0493	1	IC, ASIC, BCM5764M, ENET CONTROLLER, 8x8, 64 QFN	U3900	CRITICAL	BCM5764M
341S2731	1	IC, 1MBIT, SPI FLASH, K17/K18	U3990	CRITICAL	
338S0753	1	IC, FW643-E2, 1394B PHY/ONCI LINK/PCI-E, 12	U4100	CRITICAL	
338S0563	1	IC, SMC, HS8/2117, 9MMX9MM, TLP	U4900	CRITICAL	SMC_BLANK
341T0233	1	IC, SMC, K18	U4900	CRITICAL	SMC_PROG
335S0610	1	IC, FLASH, SPI, 32MBIT, 3.3V, 86MHZ, 8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2562	1	IC, EFI ROM, DEVELOPMENT, K18	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	IR, ENCORE II, CY7C63833-LFXC	U4800	CRITICAL	
341S2616	1	IC, PSOC +W/USB, 56PIN, MLF, K18	U5701	CRITICAL	TPAD_PROG
336S0025	1	IC, XP2-5, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_5K_BLANK
341S2566	1	IC, CPLD, LATTICE, 132CSBGA, K18	U9600	CRITICAL	GMUX_PROG
333S0507	4	IC, SGRAM, GDDR3, 16MX32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0483	4	IC, SDRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX
333S0533	4	IC, SGRAM, GDDR3, 32MX32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0535	4	IC, SDRAM, GDDR3, 32MX32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_HYNIX

## Development BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-1404	1	K18 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM

SYNC MASTER=K17 REF		SYNC DATE=05/28/2009	
PAGE TITLE			
<b>BOM Configuration</b>			
 Apple Inc.		DRAWING NUMBER	<SCH_NUM>
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	5 OF 132
		SHEET	5 OF 101




Apple Inc. logo and text: Apple Inc.


Functional / ICT Test

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THIS POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 7 OF 132  
 SHEET: 6 OF 101




PAGE TITLE		DRAWING NUMBER	
SYNC MASTER=MASTER		DRAWING NUMBER	
SYNC DATE=MASTER		SIZE	
		<SCH_NUM> D	
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		8 OF 132	
		SHEET	
		7 OF 101	



SYNC MASTER=K17 REF		SYNC DATE=06/11/2009	
<b>Signal Aliases</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	9 OF 132
		SHEET	8 OF 101





Embedded DisplayPort (eDP) pins (Auburndale only):  
eDP\_AUX#

NOTE: HPD must be inverted and level-shifted for Auburndale (1.05V).  
eDP\_HPDP#  
eDP\_AUX

eDP\_TX#<3>  
eDP\_TX#<2>  
eDP\_TX#<1>  
eDP\_TX#<0>

eDP\_TX#<3>  
eDP\_TX#<2>  
eDP\_TX#<1>  
eDP\_TX#<0>

- 91 25 CPU\_CFG<0> AL4
- 91 25 CPU\_CFG<1> AM2
- 91 25 CPU\_CFG<2> AK1
- 91 25 CPU\_CFG<3> AK2
- 91 25 CPU\_CFG<4> AK4
- 91 25 CPU\_CFG<5> AJ2
- 91 25 CPU\_CFG<6> AT2
- 91 25 CPU\_CFG<7> AG7
- 91 25 CPU\_CFG<8> AF4
- 91 25 CPU\_CFG<9> AG2
- 91 25 CPU\_CFG<10> AH1
- 91 25 CPU\_CFG<11> AC2
- 91 25 CPU\_CFG<12> AC4
- 91 25 CPU\_CFG<13> AE2
- 91 25 CPU\_CFG<14> AD1
- 91 25 CPU\_CFG<15> AF8
- 91 25 CPU\_CFG<16> AF6
- 91 25 CPU\_CFG<17> AB7

- TP\_CPU\_RSVD\_TP0 AU1
- TP\_CPU\_RSVD<15> T4
- TP\_CPU\_RSVD<16> T2
- TP\_CPU\_RSVD<17> U1
- TP\_CPU\_RSVD<18> V2
- TP\_CPU\_RSVD<19> AV71
- TP\_CPU\_RSVD<20> AW70
- TP\_CPU\_RSVD<21> AY69
- TP\_CPU\_RSVD<22> BB69
- TP\_CPU\_RSVD<23> D8
- TP\_CPU\_RSVD<24> B7
- TP\_CPU\_RSVD<26> A10
- TP\_CPU\_RSVD<27> B9
- NC\_TP\_CPU\_RSVD\_NCTF<7> C5
- NC\_TP\_CPU\_RSVD\_NCTF<8> A6
- NC\_TP\_CPU\_RSVD\_NCTF<6> E3
- NC\_TP\_CPU\_RSVD\_NCTF<5> F1


- CFG0 (IPU)
- CFG1 (IPU)
- CFG2 (IPU)
- CFG3 (IPU)
- CFG4 (IPU)
- CFG5 (IPU)
- CFG6 (IPU)
- CFG7 (IPU)
- CFG8 (IPU)
- CFG9 (IPU)
- CFG10 (IPU)
- CFG11 (IPU)
- CFG12 (IPU)
- CFG13 (IPU)
- CFG14 (IPU)
- CFG15 (IPU)
- CFG16 (IPU)
- CFG17 (IPU)

- RSVD\_TP0
- RSVD15
- RSVD16
- RSVD17
- RSVD18
- RSVD19
- RSVD20
- RSVD21
- RSVD22
- RSVD23
- RSVD24
- RSVD26
- RSVD27
- RSVD\_NCTF7
- RSVD\_NCTF8
- RSVD\_NCTF6
- RSVD\_NCTF5


CFG0: PCIe Configuration Select 1 = Single PEG 0 = Bifurcation Enabled  
 CFG3: PCIe Lane Reversal 1 = Normal Operation 0 = Lanes Reversed  
 CFG4: Display Port Presence 1 = eDP Disabled 0 = Embedded Display Port Enabled

WF: RSVD nets with arrows have offpage marks on CRB schematic.  
 WF: RSVD nets with red wires have 0-ohm resistors to GND in CRB schematic.

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
<b>CPU DMI/PEG/FDI/RSVD</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 10 OF 132	SHEET 9 OF 101



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
<b>CPU Clock/Misc/JTAG</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	11 OF 132
		SHEET	10 OF 101



SYNC MASTER=K17 REF SYNC DATE=06/15/2009


**CPU DDR3 Interfaces**

Apple Inc.


DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


PAGE: 12 OF 132  
 SHEET: 11 OF 101




SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
CPU Power (1 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	13 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	12 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE: CPU Power (2 of 2)			
DRAWING NUMBER: <SCH NUM>		SIZE: D	
REVISION: <E4LABEL>		BRANCH: <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 14 OF 132		SHEET: 13 OF 101	




SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
<b>CPU Grounds</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	15 OF 132
		SHEET	14 OF 101

# CPU VCore HF and Bulk Decoupling

4x 470uF 4.5mOhm, 3x 62uF B2, 10x 22uF 0603, 25x 1uF 0402


PLACEMENT\_NOTE (C1600-C1624):

Place on bottom side of U1000..





PLACEMENT\_NOTE (C1625-C1634):

Place near U1000 on bottom side.



PLACEMENT\_NOTE (C1635-C1648):

Place near inductors on bottom side.




# VTT (CPU Uncore) DECOUPLING

3x 330uF 6 mOhm, 4x 22uF 0805, 7x 10uF 0603, 24x 1uF 0402


PLACEMENT\_NOTE (C1653-C1656):

Place on bottom side of U1000.





PLACEMENT\_NOTE (C1657-C1663):

Place on bottom side of U1000..




PLACEMENT\_NOTE (C1664-C1687):

Place on bottom side of U1000.



# CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout



VID[2:0] = Reserved (111)  
 VID[5:3] = GPU Gain Setting (See below)  
 VID[6] = Reserved (0)  
 DPRSLPVR = 1 - IMVP-6.5 compliant controller  
 PSI# = Reserved (0)

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC3D, CPUPOC4D, CPUPOC5D	
CPUPOC_IMAX_0_20	20A	001	CPUPOC3D, CPUPOC4D, CPUPOC5U	45
CPUPOC_IMAX_20_30	30A	010	CPUPOC3D, CPUPOC4U, CPUPOC5D	30
CPUPOC_IMAX_30_40	40A	011	CPUPOC3D, CPUPOC4U, CPUPOC5U	22.5
CPUPOC_IMAX_40_50	50A	100	CPUPOC3U, CPUPOC4D, CPUPOC5D	18
CPUPOC_IMAX_50_60	60A	101	CPUPOC3U, CPUPOC4D, CPUPOC5U	15
CPUPOC_IMAX_60_70	70A	110	CPUPOC3U, CPUPOC4U, CPUPOC5D	12.857
CPUPOC_IMAX_70_90	90A	111	CPUPOC3U, CPUPOC4U, CPUPOC5U	10


NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly. Instead call out appropriate BOM GROUP defined in tables above.

# VTT0 DDR DECOUPLING

3x 1uF 0402

PLACEMENT\_NOTE (C1695-C1697):

Place on bottom side of U1000.




SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
CPU Non-GFX Decoupling (1 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	16 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	15 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### VCAP0 (CPU BSC Package) DECOUPLING

12x 1uF 0402

PLACEMENT\_NOTE (C1700-C1711):

Place on bottom side of U1000.




### VCAP1 (CPU BSC Package) DECOUPLING

12x 1uF 0402

PLACEMENT\_NOTE (C1712-C1723):


Place on bottom side of U1000.





### Memory (CPU VCCDDR) DECOUPLING

5x 1uF 0402

NOTE: 3x 330uF 6 mOhm caps to be shared between CPU and SO-DIMMs. DG recommends 2x 22uF at SO\_DIMM not provided. Decoupling caps at SO-DIMMs on CSA 29 and CSA 31.




NOTE: 19x 1uF 0402 caps per Apple SI for CMD and CNTRL lines.



### PLL (CPU VCCSFR) DECOUPLING


1x 22uF 0805, 1x 4.7uF 0603



### DDR Clock (CPU VDDQ\_CK) DECOUPLING

1x 1uF 0402


L1734 30-OHM-5A




Design recommendations from Calpella Small Form Factor Design Guide Rev 1.5 (doc #407364) table 2-34 and Calpella Small Form Factor Schematic Check List Rev 1.1 (doc #395914) table 3.26.


SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
CPU Non-GFX Decoupling (2 of 2)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
17 OF 132		16 OF 101	








SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
<b>PCH DMI/FDI/Graphics</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	19 OF 132
		SHEET	18 OF 101



PAGE TITLE		SYNC MASTER=K18 MLB		SYNC DATE=10/07/2009	
<b>PCH PCI/FlashCache/USB</b>					
Apple Inc.		DRAWING NUMBER		SIZE	
		<SCH NUM>		D	
		REVISION		<E4LABEL>	
		BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
I NOT TO REPRODUCE OR COPY IT					
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
I ALL RIGHTS RESERVED					
PAGE				20 OF 132	
SHEET				19 OF 101	



IPU\* = Only on TACH function.

Signal Name	Pin	Function
SMC IG THROTTLE_L	Y3	BMBUSY*/GPIO0
FW PLUG DET_L	C38	TACH1/GPIO1 (IPU*)
GMUX_INT	D37	TACH2/GPIO6 (IPU*)
SMC_RUNTIME_SCI_L	J32	TACH3/GPIO7 (IPU*)
PCH_FCIM_EN_L	F10	GPIO8 (IPU)
ENET_LOW_PWR	K9	LAN_PHY_PWR_CTRL/GPIO12
PCH_GPIO15	T7	GPIO15 (IPD)
AUD_IPHS_SWITCH_EN	AA2	SATA4GP/GPIO16
LPCPLUS_GPIO	F38	TACH0/GPIO17 (IPU*)
ODD_PWR_EN_L	Y7	SCLOCK/GPIO22
PCH_GPIO24	H10	MEM_LED/GPIO24
PCH_VRM_EN	AB12	GPIO27
ISOLATE_CPU_MEM_L	V13	GPIO28 (IPU)
TP_PCH_STP_PCI_L	M11	STP_PCI*/GPIO34
MXM_GOOD	V6	SATACLKREQ*/GPIO35
SDCARD_RESET	AB7	SATA2GP/GPIO36
JTAG_GMUX_TCK	AB13	SATA3GP/GPIO37
JTAG_GMUX_TDO	V3	SLOAD/GPIO38
PCH_GPIO39	P3	SDATAOUT0/GPIO39
WOL_EN	H3	PCIECLKRQ6*/GPIO45
AP_PWR_EN	F1	PCIECLKRQ7*/GPIO46
FW_PWR_EN	AB6	SDATAOUT1/GPIO48
ME_TEMP_ALERT_L	AA4	SATA5GP/GPIO49
SPIROM_USE_MLB	FR	GPIO57
PCH_VSS_NCTF<1>	A4	VSS_NCTF1
PCH_VSS_NCTF<2>	A49	VSS_NCTF2
PCH_VSS_NCTF<3>	A5	VSS_NCTF3
PCH_VSS_NCTF<4>	A50	VSS_NCTF4
PCH_VSS_NCTF<5>	A52	VSS_NCTF5
PCH_VSS_NCTF<6>	A53	VSS_NCTF6
TP_PCH_VSS_NCTF<7>	B2	VSS_NCTF7
PCH_VSS_NCTF<8>	B4	VSS_NCTF8
PCH_VSS_NCTF<9>	B52	VSS_NCTF9
PCH_VSS_NCTF<10>	B53	VSS_NCTF10
PCH_VSS_NCTF<11>	B51	VSS_NCTF11
PCH_VSS_NCTF<12>	BE53	VSS_NCTF12
PCH_VSS_NCTF<13>	BF1	VSS_NCTF13
PCH_VSS_NCTF<14>	BF53	VSS_NCTF14
PCH_VSS_NCTF<15>	BH1	VSS_NCTF15
PCH_VSS_NCTF<16>	BH2	VSS_NCTF16
PCH_VSS_NCTF<17>	BH52	VSS_NCTF17
PCH_VSS_NCTF<18>	BH53	VSS_NCTF18
PCH_VSS_NCTF<19>	BJ1	VSS_NCTF19
PCH_VSS_NCTF<20>	BJ2	VSS_NCTF20
PCH_VSS_NCTF<21>	BJ4	VSS_NCTF21
PCH_VSS_NCTF<22>	BJ49	VSS_NCTF22
PCH_VSS_NCTF<23>	BJ5	VSS_NCTF23
PCH_VSS_NCTF<24>	BJ50	VSS_NCTF24
PCH_VSS_NCTF<25>	BJ52	VSS_NCTF25
PCH_VSS_NCTF<26>	BJ53	VSS_NCTF26
PCH_VSS_NCTF<27>	D1	VSS_NCTF27
PCH_VSS_NCTF<28>	D2	VSS_NCTF28
PCH_VSS_NCTF<29>	D53	VSS_NCTF29
PCH_VSS_NCTF<30>	E1	VSS_NCTF30
PCH_VSS_NCTF<31>	E53	VSS_NCTF31

Signal Name	Pin	Function
NC_PCIE_CLK100M_PE6N	AH45	CLKOUT_PCIE6N
NC_PCIE_CLK100M_PE6P	AH46	CLKOUT_PCIE6P
NC_PCIE_CLK100M_PE7N	AF48	CLKOUT_PCIE7N
NC_PCIE_CLK100M_PE7P	AF47	CLKOUT_PCIE7P
PCH_A20GATE	U2	A20GATE
FSB_CLK133M_CPU_N	AM3	CLKOUT_BCLK0_N/CLKOUT_PCIE8N
FSB_CLK133M_CPU_P	AM1	CLKOUT_BCLK0_P/CLKOUT_PCIE8P
CPU_PECI	BG10	PECI
PCH_RCIN_L	T1	RCIN*
CPU_PWRGD	BE10	PROCPWRGD
PCH_THRMTRIP_L	BD10	THRMTRIP*
NC_PCH_TP1	BA22	TP1
NC_PCH_TP2	AW22	TP2
NC_PCH_TP3	BB22	TP3
NC_PCH_TP4	AY45	TP4
NC_PCH_TP5	AV46	TP5
NC_PCH_TP6	AV43	TP6
NC_PCH_TP7	AV45	TP7
NC_PCH_TP8	AF13	TP8
NC_PCH_TP9	M18	TP9
NC_PCH_TP10	N18	TP10
NC_PCH_TP11	AJ24	TP11
NC_PCH_TP12	AK41	TP12
NC_PCH_TP13	AK42	TP13
NC_PCH_TP14	M32	TP14
NC_PCH_TP15	N32	TP15
NC_PCH_TP16	M30	TP16
NC_PCH_TP17	N30	TP17
NC_PCH_TP18	H12	TP18
NC_PCH_TP19	AA23	TP19
NC_PCH_NC1	AB45	NC 1
NC_PCH_NC2	AB38	NC 2
NC_PCH_NC3	AB42	NC 3
NC_PCH_NC4	AB41	NC 4
NC_PCH_NC5	T39	NC 5
TP_PCH_INIT3V3_L	E6	(IPD) INIT3_3V*
NC_PCH_SST	C10	TP24


SYNC MASTER=K17 REF SYNC DATE=06/15/2009

**PCH MISC**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 21 OF 132  
SHEET: 20 OF 101



OMIT  
U1800  
IBEX PEAK\_M  
FCBGA  
(10 OF 10)

OMIT  
U1800  
IBEX PEAK\_M  
FCBGA  
(7 OF 10)

USB  
CLOCK AND MISCELLANEOUS  
PCI/GPIO/LPC  
SATA  
CPU  
RTC

	GPIO27	HDA_SYNC	VccVRM	PLLs
1 (IPU)	0 (IPD)	1.8V	Float	
1 (IPU)	1	1.5V	Float	
0	X	1.05V	1.05V	

Note: 1.5V option consumes more current than 1.8V  
PLLs = VccAclk, VccSATAPLL, VccAPLLEXP & VccFDIPLL

Current numbers from Ibox Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.

SYNC MASTER=K17 REF SYNC DATE=06/15/2009


**PCH Power**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 22 OF 132  
SHEET: 21 OF 101



OMIT  
U1800  
IBEX PEAK M  
PCBGA  
(9 OF 10)

AY7  
B11  
B15  
B19  
B23  
B31  
B35  
B39  
B43  
B47  
B7  
BG12  
BB12  
BB16  
BB20  
BB24  
BB30  
BB34  
BB38  
BB42  
BB49  
BB5  
BC10  
BC14  
BC18  
BC2  
BC22  
BC32  
BC36  
BC40  
BC44  
BC52  
BH9  
BD48  
BD49  
BD5  
BE12  
BE16  
BE20  
BE24  
BE30  
BE34  
BE38  
BE42  
BE46  
BE48  
BE50  
BE6  
BE8  
BE3  
BE49  
BE51  
BG18  
BG24  
BG4  
BG50  
BH11  
BH15  
BH19  
BH23  
BH31  
BH35  
BH39  
BH43  
BH47  
BH7  
C12  
C50  
D51  
E12  
E16  
E20  
E24  
E30  
E34  
E38  
E42  
E46  
E48  
E6  
E8  
F49  
F5  
G10  
G14  
G18  
G2  
G22  
G32  
G36  
G40  
G44  
G52  
AF39  
H16  
H20  
H30  
H34  
H38  
H42


H49  
H5  
J24  
K11  
K43  
K47  
K7  
L14  
L18  
L2  
L22  
L32  
L36  
L40  
L52  
M12  
M16  
M20  
M38  
M34  
M38  
M42  
M46  
M49  
M5  
M8  
N24  
P11  
AD15  
P22  
P30  
P32  
P34  
P42  
P45  
P47  
R2  
R52  
T12  
T41  
T46  
T49  
T5  
T8  
U30  
U31  
U32  
U34  
P38  
V11  
P16  
V19  
V20  
V22  
V30  
V31  
V32  
V34  
V35  
V38  
V43  
V45  
V46  
V47  
V49  
V5  
V7  
V8  
W2  
W52  
Y11  
Y12  
Y15  
Y19  
Y23  
Y28  
Y30  
Y31  
Y32  
Y38  
Y43  
Y46  
P49  
Y5  
Y6  
Y8  
P24  
T43  
AD51  
AT8  
AD47  
Y47  
AT12  
AM6  
AT13  
AM5  
AK45  
AK39  
AV14

OMIT  
U1800  
IBEX PEAK M  
PCBGA  
(8 OF 10)

AB16  
AA19  
AA20  
AA22  
AM19  
AA24  
AA26  
AA28  
AA30  
AA31  
AA32  
AB11  
AB15  
AB23  
AB30  
AB31  
AB32  
AB39  
AB43  
AB47  
AB5  
AB8  
AC2  
AC52  
AD11  
AD12  
AD16  
AD23  
AD30  
AD31  
AD32  
AD34  
AU22  
AD42  
AD46  
AD49  
AD7  
AE2  
AE4  
AF12  
Y13  
AH49  
AU4  
AF35  
AP13  
AN34  
AF45  
AF46  
AF49  
AF5  
AP8  
AG2  
AG52  
AH11  
AH15  
AH16  
AH24  
AH32  
AV18  
AH43  
AH47  
AH7  
AJ19  
AJ2  
AJ20  
AJ22  
AJ23  
AJ26  
AJ28  
AJ32  
AJ34  
AT5  
AJ4  
AK12  
AM41  
AN19  
AK26  
AK22  
AK23  
AK28

AK30  
AK31  
AK32  
AK34  
AK35  
AK38  
AK43  
AK46  
AK49  
AK5  
AK8  
AL2  
AL52  
AM11  
BB44  
AD24  
AM20  
AM22  
AM24  
AM26  
AM28  
BA42  
AM30  
AM31  
AM32  
AM34  
AM35  
AM38  
AM39  
AM42  
AU20  
AM46  
AV22  
AM49  
AM7  
AA50  
BB10  
AN32  
AN50  
AN52  
AP12  
AP42  
AP46  
AP49  
AP5  
AP8  
AR2  
AR52  
AT11  
BA12  
AH48  
AT32  
AT36  
AT41  
AT47  
AT7  
AV12  
AV16  
AV20  
AV24  
AV30  
AV34  
AV38  
AV42  
AV46  
AV49  
AV5  
AV8  
AW14  
AW18  
AW2  
BF9  
AW32  
AW36  
AW40  
AW52  
AV11  
AY43  
AY47

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE <b>PCH Grounds</b>			
DRAWING NUMBER <b>&lt;SCH_NUM&gt;</b>		SIZE <b>D</b>	
REVISION <b>&lt;E4LABEL&gt;</b>		BRANCH <b>&lt;BRANCH&gt;</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE <b>23 OF 132</b>		SHEET <b>22 OF 101</b>	



Current numbers from Ibox Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.


SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
<b>PCH Non-GFX Decoupling</b>			
Apple Inc.		DRAWING NUMBER <SCH NUM> D	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH
		BRANCH <BRANCH>	PAGE 24 OF 132
		SHEET 23 OF 101	

# GFX (CPU VCCAXG) DECOUPLING

3x 330uF 6 mOhm (2 stuffed), 3x 22uF 0603, 16x 1uF 0402


PLACEMENT\_NOTE (C2500-C2506):

Place on bottom side of U1000.



PLACEMENT\_NOTE (C2524-C2539):

Place on bottom side of U1000.




# VCAP2 (CPU BSC Package) DECOUPLING





5x 1uF 0402

PLACEMENT\_NOTE (C2510-C2514):

Place on bottom side of U1000.



Design recommendations from Calpella Small Form Factor Design Guide Rev 1.5 (doc #407364) table 2-34 and Calpella Small Form F actor Schematic Check List Rev 1.1 (doc #395914) table 3.26.




Design recommendations from Calpella Design Guide Rev 1.5 (doc #398905) Section 3.25.3 tables 161 and 162.

Current numbers from IbeX Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.


SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
CPU/PCH GFX Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	25 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	24 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



# Calpella Processor mini XDP



# Calpella PCH mini XDP




SYNC MASTER=K17 REF SYNC DATE=06/15/2009

**eXtended Debug Port (XDP)**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 26 OF 132  
SHEET: 25 OF 101




NOTE: REF/FS pin is input until first CK\_PWRGD rising edge.  
 FS=0 => 133MHz BCLKs, FS=1 => 100MHz BCLKs  
 All other output frequencies are fixed.

- PCH REFCLK 14.31818MHz
- Unused 48MHz
- PCH BCLK 133MHz
- Unused BCLK 133MHz
- PCH DMI/PCIe 100MHz
- PCH SATA 100MHz
- GPU 27MHz Clocks (Single-Ended)
- PCH USB Clock 96MHz


No internal pull.  
 Must be strapped appropriately  
 or connected to logic for  
 Muxed Graphics implementations.

SYNC MASTER=K17 MLB		SYNC DATE=06/23/2009	
<b>Clock (CK505)</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	27 OF 132
		SHEET	26 OF 101


### PCH RTC Crystal




### PCH 25MHz Crystal




### Caesar II (ENET) 25MHz Crystal




### Ethernet WAKE# Isolation



### PCH S0 PWRGD





### PCH Reset Button



### Platform Reset Connections

Unbuffered



PAGE TITLE		SYNC DATE=06/15/2009	
Chipset Support		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	28 OF 132
		SHEET	27 OF 101


Page Notes

Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_A  
 - =PP1V5\_S3\_MEM\_A  
 - =PP0V75\_S0\_MEM\_VTT\_A  
 - =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
 - =I2C\_S0DIMM\_SCL  
 - =I2C\_S0DIMM\_SDA

BOM options provided by this page:  
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



SYNC MASTER=MASTER		SYNC DATE=MASTER	
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	28 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Page Notes

Power aliases required by this page:  
 - PPIV5\_S0\_MEM\_B  
 - PPIV5\_S3\_MEM\_B  
 - PPOV75\_S0\_MEM\_VTT\_B  
 - PPSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:  
 - I2C\_SODIMM\_SCL  
 - I2C\_SODIMM\_SDA

ROM options provided by this page:  
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)




"Expansion" (bottom) slot

SYNC MASTER=MASTER		SYNC DATE=MASTER	
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	31 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	30 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.  
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.  
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.

P1V5CPU\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) \* PM\_SLP\_S4\_L  
 MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) \* PM\_SLP\_S3\_L  
 MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L




### 1V5 S0 "PGOOD" for CPU



### MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
<b>CPU Memory S3 Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	32 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	31 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



D  
C  
B  
A

D  
C  
B  
A

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

NOTE: MEMVREG and FRAMEBUF share a DAC output, cannot enable both at the same time!

RST\* on 'platform reset' so that system watchdog will disable margining.  
NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

Required zero ohm resistors when no VREF margining circuitry stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3303,R3305	CRITICAL	VREFMRGN_NOT
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3309,R3311	CRITICAL	VREFMRGN_NOT

### Page Notes

- Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF
- Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA
- BOM options provided by this page:  
 VREFMRGN - Stuffs VREF Margining Circuitry.  
 VREFMRGN\_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value			0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:			0.300V - 1.200V (+/- 450mV)		1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:			0.000V - 1.501V (0x00 - 0x74)		0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:			+3.4mA - -3.4mA (- = sourced)		+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:			7.69mV / step @ output		8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=K17 REF SYNC DATE=06/15/2009


PAGE TITLE: FSB/DDR3/FB Vref Margining

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 33 OF 132  
 SHEET: 32 OF 101





3V S3 WLAN FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.727 A (EDP)

**AIRPORT**


**BLUETOOTH**

**ALS CAMERA**

RC (R3453 AND C3453)VALUE IS CHOSEN TO MEET THE 100 MS DELAY REQUIREMENT BETWEEN 3.3 WLAN POWER GETTING STABLE AND AIRPORT CARD COMING OUT OF RESET

SYNC MASTER=K18 COMMS		SYNC DATE=06/15/2009	
PAGE TITLE <b>X16/ALS/CAMERA CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 34 OF 132	SHEET 33 OF 101

# Caesar IV Support




SDCONN_DATA<0>	R3550	0	BCM57765	SD_D<0>
SDCONN_DATA<1>	R3551	0	BCM57765	SD_D<1>
SDCONN_DATA<2>	R3552	0	BCM57765	SD_D<2>
SDCONN_DATA<3>	R3553	0	BCM57765	SD_D<3>
SDCONN_DATA<4..7>				SD_D<4..7>
SDCONN_CLK	R3554	0	BCM57765	SD_CLK
SDCONN_CMD	R3556	0	BCM57765	SD_CMD
SD_WP				SD_WP
SD_CD_L				SD_CD_L

PDMOD: POWER DOWN MODES  
 NC = DISABLE (DEFAULT)  
 10K LOW = POWER SAVING MODE ENABLE  
 10K HIGH = REMOTE WAKE UP ENABLE

SYNC MASTER=T27 REF		SYNC DATE=08/26/2009	
SecureDigital Card Reader			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	35 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	34 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# USB HUB-1



SEL1	SEL0	DESCRIPTION
0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

## BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U3600,U3700	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U3600,U3700	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U3600,U3700	CRITICAL	USBHUB_2061

BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM1_0,HUB1_NONREM0_0
HUB1_1NONREM	HUB1_NONREM1_0,HUB1_NONREM0_1
HUB1_2NONREM	HUB1_NONREM1_1,HUB1_NONREM0_0
HUB1_3NONREM	HUB1_NONREM1_1,HUB1_NONREM0_1

SYNC MASTER=K18 MLB SYNC DATE=10/07/2009


**USB HUB 1**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

REVISION: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 36 OF 132  
SHEET: 35 OF 101

# USB HUB-2



	SEL1	SEL0	DESCRIPTION
K17/K18 configuration:	0	0	Internal Default with Self powered Operation
	0	1	SMBUS Slave Config
	1	0	Internal Default with Bus powered Operation
	1	1	EEPROM Supported

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM GROUP	BOM OPTIONS
HUB2_ALLREM	HUB2_NONREM0_0, HUB2_NONREM0_0
HUB2_1NONREM	HUB2_NONREM0_0, HUB2_NONREM0_1
HUB2_2NONREM	HUB2_NONREM1_1, HUB2_NONREM0_0
HUB2_3NONREM	HUB2_NONREM1_1, HUB2_NONREM0_1

SYNC MASTER=K23F SYNC DATE=10/06/2009


## USB HUB 2

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
37 OF 132	
SHEET	
36 OF 101	

BCM57765 SR pins are internal 1.2V switching regulator.  
If unused: Okay to float all 4 pins. (Broadcom not so sure now)  
If used: VDD/VDDP connect to =PP3V3\_ENET\_PHY (add bypassing), LX connects to inductor, VFB to =PP1V2\_ENET\_PHY




CR BUS\_PWR is not for SD Card power, just decoupling for BCM57765 CR I/Os.



Must isolate from PCIe WAKE# if PHY is powered-down in S3/S5. Standard N-channel FET isolation suggested. If PHY is always powered then alias =ENET\_WAKE\_L to PCIe\_WAKE\_L.

### PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)



NOTE: Pull-down on S0 plus internal pull-ups on other 3 SPI pins configures BCM57765 for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.  
NOTE: BCM5764M requires SI pull-down instead of SO.

### BCM5764M Support


All parts below BOMOPTIONED BCM5764M

BCM5764M pin-function	BCM57765	Value	Footprint	BCM57765	Value	Footprint
60-ENERGY_DET	BCM57765_CR_LED	R3980	0 1 2	ENET_ENERGY_DET	17 37	
13-WAKE*	BCM57765_SR_VFB	R3981	0 1 2	ENET_WAKE_L (See note)	27 37	
53-VMAIN_PRSNT	BCM57765_CR_DATA<5>	R3982	1K 1 2	PP3V3_S0	6 7 37 71 72	
59-SMB_CLK	BCM57765_CE_L_MS_INS_L	R3983	4.7K 1 2	PP3V3_ENET	6 7 37 71 72	
58-SMB_DATA	BCM57765_VMMAIN_PRSNT	R3984	4.7K 1 2			
54-VAUX_PRSNT	BCM57765_CR_DATA<6>	R3985	1K 1 2			
16-VDDIO	BCM57765_SR_LX	R3986	0 1 2			
20-XTALVDDH	BCM57765_VDDO_PIN20	R3987	0 1 2	PP3V3_ENET_PHY_XTALVDDH	37	
55-VDDC	BCM57765_CR_DATA<7>	R3988	0 1 2	PP1V2_ENET	6 7 37 71 72	
17-VDDC	BCM57765_XTALVDDH	R3989	0 1 2			
14-VDDC	BCM57765_SR_VDD	R3998	0 1 2			
06-VDDC	BCM57765_SMB_CLK	R3999	0 1 2			

### BCM5764M Support

All parts below BOMOPTIONED BCM5764M

BCM5764M	Value	Footprint	BCM57765	Value	Footprint
26-PCIE_VDDL	BCM57765_CR_CMD	R3972	0 1 2	ENET_ENERGY_DET	17 37
	BCM57765_CR_CMD	R3973	0 1 2	SD_CD_L	6 34
	BCM57765_CR_CMD	R3974	0 1 2	SDCONN_CMD	34
	BCM57765_CR_CMD	R3975	0 1 2	SDCONN_CLK	34
	BCM57765_CR_CMD	R3976	0 1 2	SDCONN_DATA<0>	34
	BCM57765_CR_CMD	R3977	0 1 2	SDCONN_DATA<1>	34
	BCM57765_CR_CMD	R3978	0 1 2	SDCONN_DATA<2>	34
	BCM57765_CR_CMD	R3979	0 1 2	SDCONN_DATA<3>	34
	BCM57765_CR_CMD	R3980	0 1 2	SDCONN_DATA<4>	34
	BCM57765_CR_CMD	R3981	0 1 2	SDCONN_DATA<5>	34
	BCM57765_CR_CMD	R3982	0 1 2	SDCONN_DATA<6>	34
	BCM57765_CR_CMD	R3983	0 1 2	SDCONN_DATA<7>	34
	BCM57765_CR_CMD	R3984	0 1 2	SD_WP	6 34
	BCM57765_CR_CMD	R3985	0 1 2	TP_BCM57765_XD_DET	68



Apple Inc. Ethernet PHY (Caesar II/IV)

Apple logo

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 39 OF 132  
SHEET: 37 OF 101


SYNC MASTER=T27 REF SYNC DATE=08/20/2009

# Page Notes

Power aliases required by this page:  
(NONE)


Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



PAGE TITLE		DRAWING NUMBER	
Ethernet Connector		<SCH_NUM> D	
PAGE TITLE		REVISION	
Apple Inc.		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		40 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		38 OF 101	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480557	1	RES,0.475 ohm,1%,1/16W,0402	R4100	CRITICAL	



SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE <b>FireWire LLC/PHY (FW643)</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 41 OF 132	
		SHEET 39 OF 101	





# Page Notes

Power aliases required by this page:

- =PPVP\_FW\_PORT1
- =PP3V3\_FW\_LATEVG

Signal aliases required by this page:  
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:  
(NONE)


NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

## FireWire PHY Config Straps



Configures PHY for:

- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)




## Termination

Place close to FireWire PHY




## Cable Power




PAGE TITLE		DRAWING NUMBER	
FireWire Ports		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		43 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		41 OF 101	

# ODD Power Control


# SATA ODD Connector




# SATA HDD/IR/SIL Connector




# PS8511A / PS8515A Straps



# SATA Redriver



# Redriver Bypass Path




SYNC MASTER=T27 REF SYNC DATE=10/01/2009

**SATA Connectors**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 45 OF 132  
SHEET: 42 OF 101



Port Power Switch


Left USB Port A

USB/SMC Debug Mux

Left USB Port B


SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	43 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# IR SUPPORT



SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
Front Flex Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	48 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.


Pin	Signal Name	Direction	Notes
P60	L13	SMC_PM_G2_EN	Output
P61	K12	X NC	
P62	K11	X NC	
P63	J12	X NC	
P64	K13	SMC_ADAPTER_EN	Output
P65	J10	X NC	
P66	J11	SMC_PROCHOT_3_3_L	Input
P67	H12	SMC_BIL_BUTTON_L	Input
P70	N10	SMC_CPU_ISENSE	Input
P71	M11	SMC_CPU_VSENSE	Input
P72	L10	SMC_GPU_ISENSE	Input
P73	N11	SMC_GPU_VSENSE	Input
P74	N12	SMC_DCIN_ISENSE	Input
P75	M13	SMC_PBUS_VSENSE	Input
P76	N13	SMC_BATT_ISENSE	Input
P77	L12	SMC_GFX_ISENSE	Input
P80	A7	SMC_WAKE_SCI_L	Output
P81	B6	X NC	
P82	C7	PM_CLKRUN_L	Output
P83	D5	LPC_PWRDWN_L	Output
P84	A6	SMC_TX_L	Output
P85	B5	SMC_RX_L	Output
P86	C6	(OC) SMBUS_SMC_MGMT_SCL	Output
P90	J4	SMC_ONOFF_L	Input
P91	G3	SMC_BC_ACOK	Input
P92	H2	SMC_P92	Input
P93	G1	PM_SLP_S3_L	Input
P94	H4	PM_SLP_S4_L	Input
P95	H4	PM_SLP_S5_L	Input
P96	F4	SMC_CLK32K	Input
P97	F1	(OC) SMBUS_SMC_0_S0_SDA	Output

Pin	Signal Name	Direction	Notes
PE0	K1	SMC_CASE_OPEN	Input
PE1	J3	SMC_TCK	Input
PE2	K2	SMC_TDI	Input
PE3	J1	SMC_TDO	Input
PE4	K4	SMC_TMS	Input
PF0	K5	G3_POWERON_L	Input
PF1	N5	SMC_SYS_LED	Output
PF2	M6	SMC_LID	Output
PF3	L5	X NC	
PF4	M5	X NC	
PF5	N4	TP_SMC_PF5	Input
PF6	L4	X NC	
PF7	M4	X NC	
PG0	M8	X NC	
PG1	N7	SMS_INT_L	Input
PG2	K8	(OC) SMBUS_SMC_BSA_SDA	Output
PG3	K7	(OC) SMBUS_SMC_BSA_SCL	Output
PG4	K6	(OC) SMBUS_SMC_A_S3_SDA	Output
PG5	N6	(OC) SMBUS_SMC_A_S3_SCL	Output
PG6	M7	(OC) SMBUS_SMC_B_S0_SDA	Output
PG7	L6	(OC) SMBUS_SMC_B_S0_SCL	Output
PH0	E2	SMC_PROCHOT	Output
PH1	F2	SMC_THRMTRIP	Output
PH2	J2	X NC	
PH3	A4	NC_ALS_GAIN	Output
PH4	B3	X NC	
PH5	C4	X NC	


SMC\_PB3:  
SMC\_IG\_THROTTLE\_L for MG systems.  
Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)

SYNC MASTER=K17 REF	SYNC DATE=06/15/2009
<b>SMC</b>	
Apple Inc.	DRAWING NUMBER: <SCH_NUM>
NOTICE OF PROPRIETARY PROPERTY:	REVISION: <E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH: <BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE: 49 OF 132
II NOT TO REPRODUCE OR COPY IT	SHEET: 45 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

### SMC Reset "Button" / Brownout Detect




### SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1912		ALL	Interall ISL60002-33

### SMC Crystal Circuit




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0350	1	OSC_XTAL, 32.768KHZ, LF, HF	U5010	CRITICAL	SMC_OSC_YES


### System (Sleep) LED Circuit



### CPU PM\_EXTTS\_L / MEM\_EVENT\_L Level Shifting




### SMC FSB to 3.3V Level Shifting




### SMC G3Hot 32kHz Oscillator

To support timed wake-up events in G3Hot




SMC_ONOFF_L	R5070	10K	1	2	5%	1/16W	MF-LF	402
G3_POWERON_L	R5072	10K	1	2	5%	1/16W	MF-LF	402
SMC_LID	R5071	100K	1	2	5%	1/16W	MF-LF	402
SMC_TX_L	R5073	10K	1	2	5%	1/16W	MF-LF	402
SMC_RX_L	R5074	100K	1	2	5%	1/16W	MF-LF	402
SYS_ONEWIRE_NO_STUFF	R5075	2.0K	1	2	5%	1/16W	MF-LF	402
SMC_TMS	R5077	10K	1	2	5%	1/16W	MF-LF	402
SMC_TDO	R5078	10K	1	2	5%	1/16W	MF-LF	402
SMC_TDI	R5079	10K	1	2	5%	1/16W	MF-LF	402
SMC_TCK	R5080	10K	1	2	5%	1/16W	MF-LF	402
SMC_BIL_BUTTON_L	R5081	10K	1	2	5%	1/16W	MF-LF	402
SMC_BC_ACOK	R5087	470K	1	2	5%	1/16W	MF-LF	402
SMS_INT_L	R5093	10K	1	2	5%	1/16W	MF-LF	402
SMC_P92	R5076	100K	1	2	5%	1/16W	MF-LF	402
SMC_PA0	R5091	100K	1	2	5%	1/16W	MF-LF	402
SMC_EXCARD_OC_L	R5092	100K	1	2	5%	1/16W	MF-LF	402
SMC_ADAPTER_EN	R5085	10K	1	2	5%	1/16W	MF-LF	402
SMC_CASE_OPEN	R5086	10K	1	2	5%	1/16W	MF-LF	402
SMC_EXCARD_CP	R5088	10K	1	2	5%	1/16W	MF-LF	402
PM_SLP_S5_L	R5090	100K	1	2	5%	1/16W	MF-LF	402
PM_SLP_S4_L	R5094	100K	1	2	5%	1/16W	MF-LF	402
MEM_EVENT_B_L	R5089	10K	1	2	5%	1/16W	MF-LF	402

### Debug Power "Buttons"




PAGE TITLE		DRAWING NUMBER		SIZE
SMC Support		<SCH_NUM>		D
Apple Inc.		REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		50 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		46 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				


## LPC+SPI Connector




## SPI Bus Series Termination



## EFI Debug ROM



SYNC MASTER=K17_MLB		SYNC DATE=06/23/2009	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	51 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	47 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		DRAWING NUMBER	
K18 SMBus Connections		<SCH_NUM> D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
PAGE		SHEET	
52 OF 132		48 OF 101	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



D

D

C

C


B

B


A

A


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




GFX Voltage Sense / Filter



PBUS Voltage Sense & Filter




CPU VCore High Side Current Sensor



EDP for PPVIN\_S5\_CPU\_IMVP\_ISNS\_R = 5.867 amps for K18.


BMON Current Sense - Entire circuit must be near SMC (U4900)



Monitors battery discharge current from battery to PBUS

U5303 only senses current up to 6.6A



DCIN Current Sense Filter




SYNC MASTER=K18 SENSORS		SYNC DATE=06/29/2009	
Current & Voltage Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	53 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	49 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU VCore Load Side Current Sense / Filter


GPU VCore Current Sense




1.8V FB Current Sense




GFX VCore Current Sense



CPU & MEM 1.5V S3 (DDR) Current Sense




CPUVTT 1.05V Current Sense




SYNC MASTER=K18 SENSORS		SYNC DATE=07/02/2009	
Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	54 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	50 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# GPU Proximity/GPU Die/Left Heat Pipe/Right Fin Stack





# CPU Proximity/CPU Die/PCH Proximity/Battery Charger Proximity



Note: EMC1414 can perform Beta Compensation for External Diode 1 only

SYNC MASTER=K18 SENSORS		SYNC DATE=06/18/2009	
PAGE TITLE <b>Thermal Sensors</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	PAGE 55 OF 132
		SHEET 51 OF 101	




SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
<b>Fan Connectors</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	56 OF 132
		SHEET	52 OF 101




BOOSTER +18.5VDC FOR SENSORS


BOOSTER DESIGN CONSIDERATION:  
 - POWER CONSUMPTION  
 - DROOP LINE REGULATION  
 - RIPPLE TO MEET ERS  
 - 100-300 KHZ CLEAN SPECTRUM  
 - STARTUP TIME LESS THAN 2MS  
 - R5812, R5813, C5818 MODIFIED



IPD FLEX CONNECTOR




Keyboard LED Driver



To detect Keyboard backlight, SMC will tristate SMC\_SYS\_KBDLED:  
 LOW = keyboard backlight present  
 HIGH = keyboard backlight not present  
 BOM OPTION: KBDLED\_YES  
 R5853 ALWAYS PRESENT

KBD BACKLIGHT CONNECTOR


SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE			
<b>WELLSPRING 2</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	58 OF 132
		SHEET	54 OF 101



Analog SMS

R5921 PULLS UP SMS\_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC


Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation


Alternate location Analog SMS

Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE <b>Sudden Motion Sensor (SMS)</b>			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 59 OF 132		SHEET 55 OF 101	



PAGE TITLE		SYNC MASTER=K18 SENSORS		SYNC DATE=07/07/2009	
<b>DEBUG SENSORS AND ADC</b>					
Apple Inc.		DRAWING NUMBER	<SCH_NUM> D		
		REVISION	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>		
		PAGE	60 OF 132		
		SHEET	56 OF 101		






PAGE TITLE		DRAWING NUMBER		SIZE	
SPI ROM		<SCH_NUM>		D	
Apple Inc.		REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		61 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		57 OF 101	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					




LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS  
 NET RIN = 18K OHMS  
 FC = 8 HZ  
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS






SYNC MASTER=K18 AUDIO		SYNC DATE=07/29/2009	
PAGE TITLE <b>AUDIO: LINE INPUT FILTER</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 63 OF 132	
		SHEET 59 OF 101	



ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER


SYNC MASTER=K18 AUDIO		SYNC DATE=07/29/2009	
PAGE TITLE <b>AUDIO: HEADPHONE FILTER</b>			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 65 OF 132		SHEET 60 OF 101	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

3X MONO SPEAKER AMPLIFIERS (SSM2315)  
 APN: 353S2500  
 GAIN = 6DB  
 1ST ORDER FC (L&R) = 120 HZ +/- 30%  
 1ST ORDER FC (SUB) = 58HZ +/- 30%




SYNC MASTER=K18 AUDIO		SYNC DATE=07/29/2009	
<b>AUDIO: SPEAKER AMP</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	66 OF 132
		SHEET	61 OF 101



AUDIO JACK 1 LO/HP JACK, SPDIF TX



MIC CONNECTOR



SPEAKER CONNECTOR



AUDIO JACK 2 LINE IN JACK, SPDIF RX

SYNC MASTER=K18 AUDIO		SYNC DATE=07/29/2009	
<b>AUDIO: JACKS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	67 OF 132
		SHEET	62 OF 101

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE		SATA4GP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3


PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




EXTRACTION NOTIFICATION




PORT B LEFT (HEADSET MIC)  
CRITICAL HP=80HZ, LP=8.82KHZ  
MIKEY MIN\_LINE\_WIDTH=0.1MM  
L6880 MIN\_NECK\_WIDTH=0.1MM  
FERR-1000-OHM VOLTAGE=3.3V



PORT B RIGHT (BUILT-IN MIC)




PORT C DETECT (LINE-IN)



SYNC MASTER=K18 AUDIO		SYNC DATE=07/29/2009	
AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	68 OF 132
		SHEET	63 OF 101


# MagSafe DC Power Jack



The chassis ground will otherwise float and can send transients onto ADAPTER\_SENSE when AC is connected.

# 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator




SYNC MASTER=K18 POWER		SYNC DATE=06/30/2009	
DC-In & Battery Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	64 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Reverse-Current Protection

Inrush Limiter

This node is powered through body diodes:  
 \* DCIN through Q7080.  
 \* PBUS through Q7085, Charger TOP FETs and Q7055.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10780139	1	RES,0.010,0.5%,1W,0612-1	R7050	CRITICAL	BATT_3S


SYNC MASTER=K18 POWER SYNC DATE=06/30/2009

**PBus Supply & Battery Charger**


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
70 OF 132	
SHEET	
65 OF 101	



SYNC MASTER=K18 POWER		SYNC DATE=07/13/2009	
5V / 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	66 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




C7360, C7361 close to memory

$$V_{out} = 0.75V * (1 + R_a / R_b)$$

Vout = 1.5V  
13A max output  
(Q7335 limit)  
f = 400 kHz


SYNC MASTER=K18 POWER		SYNC DATE=07/14/2009	
<b>1.5V DDR3 Supply</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	73 OF 132
		SHEET	67 OF 101



$Loadline = DCR * K * 5.95 / (R7403 * 2uA/mV)$   
 $Loadline = 1.83\ mohm$   
 $VIMON = I_o * DCR * 2uA/mV * R7450$   
 $50\ A = 1.00\ V$   
 $K = (R7417 || (R7418 + R7419)) / (R7417 || (R7418 + R7419) + R7416) = 0.66$

SYNC MASTER=K18 POWER		SYNC DATE=06/29/2009	
PAGE TITLE			
CPU IMVP VCore Regulator			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	74 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	68 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# GFX IMVP VCore




$$I_{mon} = I_o \times R7540 \times 2\mu A/mV \times R7515$$

$$I_{mon} = I_o \times 45.2mV/A$$

$$22A \Rightarrow 1V$$


SYNC MASTER=K18 POWER		SYNC DATE=07/08/2009	
<b>GFX IMVP VCore Regulator</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		<SCH NUM>	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	<E4LABEL>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	<BRANCH>
II NOT TO REPRODUCE OR COPY IT		PAGE	75 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	69 OF 101
IV ALL RIGHTS RESERVED			

# CPU VTT (1.05V S0) Regulator




SYNC MASTER=K18 POWER		SYNC DATE=07/14/2009	
CPUVTT (1.05V) Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	76 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	70 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### 1.2V S3 Regulator




### 1.05V S5 LDO


Ibex Peak-M requires JTAG pull-ups to be powered at 1.05V in S5. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



### 1.8V S0 Regulator



SYNC MASTER=K18 POWER		SYNC DATE=06/29/2009	
<b>Misc Power Supplies</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	77 OF 132
		SHEET	71 OF 101




PAGE TITLE		SYNC MASTER=K18 POWER		SYNC DATE=06/10/2009	
<b>Power FETs</b>					
Apple Inc.		DRAWING NUMBER	<SCH_NUM>	SIZE	D
		REVISION	<E4LABEL>	BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
				PAGE	78 OF 132
				SHEET	72 OF 101




State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0


3.3V, 5V S3 ENABLE




3.3V S5 ENABLE




S5 rail PWRGD




Other S0 RAILS



S0 ENABLE





27MHZ OE EN Generation



ENET Enable Generation


"ENET" = "S0" || ("S3" && "AC" && "WOL\_EN")  
 NOTE: S3 term is guaranteed by source of R7920 & Q7920, MUST BE S3 RAIL.

3.3V ENET FET




WLAN Enable Generation

"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))  
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.




GPU Rail Sequencing

GT216 GPU requires rails to come up in the following order:  
 1) 1.05V 2) GPU 3V3 3) GPU Vcore 4) GDDR3 1V8



3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT



SYNC MASTER=K17 REF SYNC DATE=06/15/2009

**Power Control**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 79 OF 132  
 SHEET: 73 OF 101

Page Notes

Power aliases required by this page:  
 - =PP1V2\_GPU\_PEX\_PLLVDD  
 - =PP1V2\_GPU\_PEX\_IOVDDQ  
 - =PP1V2\_GPU\_PEX\_IOVDD

Signal aliases required by this page:  
 (NONE)



BOM options provided by this page:  
 (NONE)

D

C

B


A



PAGE TITLE		SYNC DATE=06/15/2009	
NV GT216 PCI-E		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	80 OF 132
		SHEET	74 OF 101

Page Notes

Power aliases required by this page:  
- =FPVCORE\_GPU  
- =FP1V8\_GPU\_FBVDDQ  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)



D

C

B

A

D

C


B

A

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE <b>NV GT216 CORE/FB POWER</b>			
DRAWING NUMBER <SCH NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 81 OF 132		SHEET 75 OF 101	

Page Notes

Power aliases required by this page:
- =FP1V2\_GPU\_FBLLAVDD
- =FP1V8\_GPU\_FBIO
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



OMIT
U8000
NV-GT216
BGA
(4 OF 9)

OMIT
U8000
NV-GT216
BGA
(3 OF 9)





Table with metadata including SYNC MASTER=K17 REF, SYNC DATE=06/15/2009, NV GT216 FRAME BUFFER I/F, Apple Inc. logo, and drawing information like <SCH NUM> D, <E4LABEL>, <BRANCH>, 82 OF 132, and 76 OF 101.

Power aliases required by this page:  
 - PPIV8\_FB\_VDD  
 - PPIV8\_FB\_VREFA

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 VRAM4



Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED

SYNC MASTER=K17 REF SYNC DATE=06/15/2009


GDDR3 Frame Buffer A (Top)

DRAWING NUMBER	SIZE
<SCH NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
84 OF 132	
SHEET	
77 OF 101	

Power aliases required by this page:  
 - PPIV8\_FB\_VDD  
 - PPIV8\_FB\_VREF\_B

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 VRAM4



SYNC MASTER=K17 REF SYNC DATE=06/15/2009

### GDDR3 Frame Buffer B (Top)

Apple Inc.	DRAWING NUMBER <SCH NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 85 OF 132 SHEET 78 OF 101


Power aliases required by this page:  
 - PP3V3\_GPU\_VDD33  
 - PP3V3\_GPU\_MIO  
 - PP1V2\_GPU\_PLLVDD  
 - PP1V2\_GPU\_H\_PLLVDD  
 - PP1V2\_GPU\_VID\_PLLVDD

Signal aliases required by this page:  
 (NONE)


NOM options provided by this page:  
 (NONE)

110mA

OMIT  
 U8000  
 NV-GT216  
 BGA  
 (6 OF 9)



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE <b>NV GT216 GPIO/MIO/MISC</b>			
DRAWING NUMBER <b>&lt;SCH NUM&gt;</b>		SIZE <b>D</b>	
REVISION <b>&lt;E4LABEL&gt;</b>		BRANCH <b>&lt;BRANCH&gt;</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE <b>86 OF 132</b>		SHEET <b>79 OF 101</b>	




Isolation FETs for DP MUX inputs

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
<b>GT216 GPIOs &amp; STRAPS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		<SCH NUM>	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	<E4LABEL>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	<BRANCH>
II NOT TO REPRODUCE OR COPY IT		PAGE	87 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	80 OF 101
IV ALL RIGHTS RESERVED			





# GPU VCore Regulator



Vout = 0.75V - 0.90V

## GPU VCore Setpoints

VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	1	0	1	0.74675V	K18		-
1	0	0	1	0	0.82400V	-	K18	-
0	1	1	1	1	0.90125V	-	-	K18

## K18 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P75V	GPUVID4_1, GPUVID3_0, GPUVID2_1, GPUVID1_0, GPUVID0_1
GPUVID_0P82V	GPUVID4_1, GPUVID3_0, GPUVID2_0, GPUVID1_1, GPUVID0_0
GPUVID_0P90V	GPUVID4_0, GPUVID3_1, GPUVID2_1, GPUVID1_1, GPUVID0_1


SYNC MASTER=K18 POWER SYNC DATE=07/14/2009

**GPU (GT216) CORE SUPPLY**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 89 OF 132  
SHEET: 82 OF 101




LCD (LVDS) INTERFACE

518S0651

SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE <b>LVDS Display Connector</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	PAGE 90 OF 132
		SHEET 83 OF 101	




# Port Power Switch




SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
<b>DisplayPort Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	94 OF 132
		SHEET	85 OF 101

### 1V05 S0 GPU FET



1.05V FB FET	
MOSFET	AON6400L
CHANNEL	N-TYPE
RDS(ON)	1.8 mOhm @4.5V
LOADING	3.83 A (EDP)


### 1V8 / 1V55 / 1V35 S0 FRAMEBUFFER REGULATOR



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480336	1	RES,1/16W,16.9K,1%,0402,LF	R9588		FB1V35
11480357	1	RES,1/16W,27.4K,1%,0402,LF	R9589		FB1V35

FB VDD	
FBVDD_ALTVO	Regulator Output
0	1.35 / 1.55 V
1	1.80 V

SYNC MASTER=K18 POWER		SYNC DATE=06/26/2009	
PAGE TITLE			
1V8 / 1V55 FB Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	95 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	86 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



### GMUX CPLD

### LVDS Receiver Termination

#### Required Pullups

#### Required Pulldowns

OMIT CRITICAL

U9600  
XP25-5  
CSBGA

87 25 20	JTAG GMUX TCK	K14	TCK
87 19	JTAG GMUX TDI	L13	TDI
87 20	JTAG GMUX TDO	K13	TDO
87 19	JTAG GMUX TMS	L12	TMS
	GMUX_TOE	K2	TOE
	GMUX_CFG0	K1	CPG0
89 8	LCD_BKLT_EN	P2	PB7A
88 7 6	LCD_BKLT_PWM	N2	PB7B
87 8 1	LVDS_DDC_SEL_EG	P4	PB14A
87 8 4	LVDS_DDC_SEL_IG	N4	PB14B
84	DP_MUX_EN	N3	PB15A (OD)
87 8 4	DP_MUX_SEL_EG	M4	PB15B
87 7 4 8	EG_RESET_L	P5	PB16A
87 8 6 7 3	EG_RAIL1_EN	M5	PB16B
87 7 3 2	EG_RAIL2_EN	P6	PB17A
87 8 2 3	EG_RAIL3_EN	M6	PB17B
87 8 6 7 2	EG_RAIL4_EN	P7	PB18A
80	PEG_CLKREQ_L	M7	PB18B (OD)
87 1 8	DP_CA_DET_EG	N7	PB19A
87 8 3	LCD_PWR_EN	N8	PB19B
94 47 45 17 6	LPC_AD<0>	P9	PB20A
94 47 45 17 6	LPC_AD<1>	B2	PB20B
94 47 45 17 6	LPC_AD<2>	P10	PB26A
94 47 45 17 6	LPC_AD<3>	M10	PB26B
94 47 45 17 6	LPC_FRAME_L	P12	PB27A
94 47 45 17 6	LPCPLUS_RESET_L	P13	PB27B
94 47 45 17 6	LPC_CLK33M_GMUX	N12	PB28A
20	GMUX_INT	P14	PB28B
93 87 18	LVDS_IG_B_DATA_P<2>	B1	PL2A
93 87 18	LVDS_IG_B_DATA_N<2>	B2	PL2B
	GMUX_PL10A	C2	PL6A
	TP_GMUX_PL10B	D3	PL6B
93 87 18	LVDS_IG_A_DATA_P<0>	D1	PL7A
93 87 18	LVDS_IG_A_DATA_N<0>	E1	PL7B
93 87 18	LVDS_IG_A_DATA_P<1>	D2	PL8A
93 87 18	LVDS_IG_A_DATA_N<1>	E3	PL8B
93 87 18	LVDS_IG_A_DATA_P<2>	F1	PL9A
93 87 18	LVDS_IG_A_DATA_N<2>	G1	PL9B
93 87 18	LVDS_IG_B_DATA_P<0>	F3	PL10A
93 87 18	LVDS_IG_B_DATA_N<0>	G2	PL10B
93 87 18	LVDS_IG_B_DATA_P<1>	H2	PL11A
93 87 18	LVDS_IG_B_DATA_N<1>	G3	PL11B
93 87 18	LVDS_IG_A_CLK_P	H1	PL12A
93 87 18	LVDS_IG_A_CLK_N	H3	PL12B
8	TP_LVDS_MUX_SEL_EG	L1	PL14A
87 87	GMUX_VSYNC	L3	PL14B
27	GMUX_RESET_L	K3	PL15A
87 87	GMUX_VSYNC	L2	PL15B
86 82 7 3 8	PM_ALL_GPU_PGOOD	N1	PL25A
7 4 8	PEX_CLKREQ_L	P1	PL25B

BANK0

PT7A	A2	LVDS_B_DATA_P<0>	000	04 08
PT7B	A3	LVDS_B_DATA_N<0>	000	04 08
PT8A	A1	LVDS_B_DATA_P<1>	000	04 08
PT8B	B3	LVDS_B_DATA_N<1>	000	04 08
PT9A	C5	LVDS_B_DATA_P<2>	000	04 08
PT9B	A5	LVDS_B_DATA_N<2>	000	04 08
PT14A	R6	EG_PWRSEQ_EN	000	04 08
PT14B	C7	GMUX_DEBUG_RESET_L	000	04 08
PT15A	A6	LVDS_A_CLK_P	000	04 08
PT15B	A7	LVDS_A_CLK_N	000	04 08
PT16A	C8	LVDS_B_CLK_P	000	04 08
PT16B	C9	LVDS_B_CLK_N	000	04 08
PT17A	A8	LVDS_A_DATA_P<0>	000	04 08
PT17B	B9	LVDS_A_DATA_N<0>	000	04 08
PT18A	A9	LVDS_A_DATA_P<1>	000	04 08
PT18B	C10	LVDS_A_DATA_N<1>	000	04 08
PT19A	B10	LVDS_A_DATA_P<2>	000	04 08
PT19B	A10	LVDS_A_DATA_N<2>	000	04 08
PT20A	A11	GND		
PT20B	B12	GND		
PT28A	B13	GND		
PT28B	A13	GND		

BANK1

PR2A	A14	DP_CA_DET	000	04 08
PR2B	B14	DP_HOTPLUG_DET	000	04 08
PR6A	D12	LVDS_EG_A_DATA_P<0>	000	01 07 98
PR6B	D13	LVDS_EG_A_DATA_N<0>	000	01 07 98
PR7A	D14	LVDS_EG_A_DATA_P<1>	000	01 07 98
PR7B	E14	LVDS_EG_A_DATA_N<1>	000	01 07 98
PR8A	E12	LVDS_EG_A_DATA_P<2>	000	01 07 98
PR8B	F12	LVDS_EG_A_DATA_N<2>	000	01 07 98
PR9A	F14	LVDS_EG_B_DATA_P<0>	000	01 07 98
PR9B	G14	LVDS_EG_B_DATA_N<0>	000	01 07 98
PR10A	G12	LVDS_EG_B_DATA_P<1>	000	01 07 98
PR10B	G13	LVDS_EG_B_DATA_N<1>	000	01 07 98
PR11A	H13	LVDS_EG_B_DATA_P<2>	000	01 07 98
PR11B	H12	LVDS_EG_B_DATA_N<2>	000	01 07 98
PR12A	H14	LVDS_EG_A_CLK_P	000	01 07 98
PR12B	J12	LVDS_EG_A_CLK_N	000	01 07 98
PR14A	L14	LVDS_IG_PANEL_PWR	000	0 10
PR14B	M13	EG_LCD_PWR_EN	000	0 10
PR24A	N14	LVDS_IG_BKLT_ON	000	0 10
PR24B	N13	EG_BKLT_EN	000	0 10

BANK2

PR2A	A14	DP_CA_DET	000	04 08
PR2B	B14	DP_HOTPLUG_DET	000	04 08
PR6A	D12	LVDS_EG_A_DATA_P<0>	000	01 07 98
PR6B	D13	LVDS_EG_A_DATA_N<0>	000	01 07 98
PR7A	D14	LVDS_EG_A_DATA_P<1>	000	01 07 98
PR7B	E14	LVDS_EG_A_DATA_N<1>	000	01 07 98
PR8A	E12	LVDS_EG_A_DATA_P<2>	000	01 07 98
PR8B	F12	LVDS_EG_A_DATA_N<2>	000	01 07 98
PR9A	F14	LVDS_EG_B_DATA_P<0>	000	01 07 98
PR9B	G14	LVDS_EG_B_DATA_N<0>	000	01 07 98
PR10A	G12	LVDS_EG_B_DATA_P<1>	000	01 07 98
PR10B	G13	LVDS_EG_B_DATA_N<1>	000	01 07 98
PR11A	H13	LVDS_EG_B_DATA_P<2>	000	01 07 98
PR11B	H12	LVDS_EG_B_DATA_N<2>	000	01 07 98
PR12A	H14	LVDS_EG_A_CLK_P	000	01 07 98
PR12B	J12	LVDS_EG_A_CLK_N	000	01 07 98
PR14A	L14	LVDS_IG_PANEL_PWR	000	0 10
PR14B	M13	EG_LCD_PWR_EN	000	0 10
PR24A	N14	LVDS_IG_BKLT_ON	000	0 10
PR24B	N13	EG_BKLT_EN	000	0 10

BANK3

PR2A	A14	DP_CA_DET	000	04 08
PR2B	B14	DP_HOTPLUG_DET	000	04 08
PR6A	D12	LVDS_EG_A_DATA_P<0>	000	01 07 98
PR6B	D13	LVDS_EG_A_DATA_N<0>	000	01 07 98
PR7A	D14	LVDS_EG_A_DATA_P<1>	000	01 07 98
PR7B	E14	LVDS_EG_A_DATA_N<1>	000	01 07 98
PR8A	E12	LVDS_EG_A_DATA_P<2>	000	01 07 98
PR8B	F12	LVDS_EG_A_DATA_N<2>	000	01 07 98
PR9A	F14	LVDS_EG_B_DATA_P<0>	000	01 07 98
PR9B	G14	LVDS_EG_B_DATA_N<0>	000	01 07 98
PR10A	G12	LVDS_EG_B_DATA_P<1>	000	01 07 98
PR10B	G13	LVDS_EG_B_DATA_N<1>	000	01 07 98
PR11A	H13	LVDS_EG_B_DATA_P<2>	000	01 07 98
PR11B	H12	LVDS_EG_B_DATA_N<2>	000	01 07 98
PR12A	H14	LVDS_EG_A_CLK_P	000	01 07 98
PR12B	J12	LVDS_EG_A_CLK_N	000	01 07 98
PR14A	L14	LVDS_IG_PANEL_PWR	000	0 10
PR14B	M13	EG_LCD_PWR_EN	000	0 10
PR24A	N14	LVDS_IG_BKLT_ON	000	0 10
PR24B	N13	EG_BKLT_EN	000	0 10


SYNC MASTER=K17 REF SYNC DATE=06/15/2009

Graphics MUX (GMUX)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


DRAWING NUMBER	<SCH NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	96 OF 132	SHEET	87 OF 101



\*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.  
 \*PPVOUT\_S0\_LCDBKLT\_PWR\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.  
 \* LVDS\_IG\_BKL\_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

SYNC MASTER=K18 BKL1		SYNC DATE=07/29/2009	
<b>LCD BACKLIGHT DRIVER</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	97 OF 132
		SHEET	88 OF 101





SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE <b>LCD Backlight Support</b>			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 98 OF 132		SHEET 89 OF 101	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

Blank Page, was 1.2V/1.8V in K19

SYNC MASTER=K18 POWER		SYNC DATE=06/10/2009	
PAGE TITLE <b>Misc Power Supplies</b>			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 99 OF 132		SHEET 90 OF 101	

8

7

6

5

4

3

2

1

### CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Calpella SFF DG (DG-407364\_v1.5), Section 2.8

### PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				

SOURCE: Calpella SFF DG (DG-407364\_v1.5), Section 2.1 and Table 4-184.

### CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	PCIE_85D	PCIE	DMI_S2N_P<3:0>	9 18
DMI_S2N	PCIE_85D	PCIE	DMI_S2N_N<3:0>	9 18
DMI_N2S	PCIE_85D	PCIE	DMI_N2S_P<3:0>	9 18
DMI_N2S	PCIE_85D	PCIE	DMI_N2S_N<3:0>	9 18
FDI_DATA	PCIE_85D	PCIE	FDI_DATA_P<7:0>	9 18
FDI_DATA	PCIE_85D	PCIE	FDI_DATA_N<7:0>	9 18
	CPU_50S	CPU_AGTL	FDI_FSYN<1..0>	9 18
	CPU_50S	CPU_AGTL	FDI_LSYN<1..0>	9 18
	CPU_50S	CPU_AGTL	FDI_INT	9 18
CPU_PECT	CPU_50S	PCIE	CPU_PECT	10 20
FSB_CPURST_I	CPU_50S	CPU_AGTL	FSB_CPURST_I	10 25
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC	10 18
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM_MEM_PWRGD	10 18 31
CPU_VTT_S0_PGOOD	CPU_50S	CPU_AGTL	CPUVTT_S0_PGOOD	10 70
XDP_XPH_EWRG00N	CPU_50S	CPU_ITP	XDP_CPUPWRGD	10 25
XDP_DBRESET_I	CPU_50S	CPU_ITP	XDP_DBRESET_I	10 25 27
XDP_PRDY_I	CPU_50S	CPU_ITP	XDP_PRDY_I	10 25
XDP_PREQ_I	CPU_50S	CPU_ITP	XDP_PREQ_I	10 25
	CPU_50S	CPU_AGTL	PM_EXT_TS_L<0>	10 46
	CPU_50S	CPU_AGTL	PM_EXT_TS_L<1>	10 46
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP0	10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP1	10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP2	10
CPU_CFG	CPU_50S	CPU_ITP	CPU_CFG<17..0>	8 9 25
CPU_CATERR_I	CPU_50S	CPU_AGTL	CPU_CATERR_I	10
	CPU_50S	CPU_AGTL	TP_CPU_VTT_SELECT	8 12
CPU_PROCHOT_I	CPU_50S	CPU_AGTL	CPU_PROCHOT_I	10 46 68
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	10 20 25
PM_THRMTRIP_I	CPU_50S	CPU_BMTL	PM_THRMTRIP_I	10 20 46
FSB_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	FSB_CLK133M_CPU_P	10 20
FSB_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	FSB_CLK133M_CPU_N	10 20
FSB_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	FSB_CLK133M_ITP_P	10 25
FSB_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	FSB_CLK133M_ITP_N	10 25
PCIE_CLK100M_CPU	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_CPU_P	10 17
PCIE_CLK100M_CPU	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_CPU_N	10 17
	CPU_55S	CPU_BMTL	CPU_PSI_L	12 15 68
PM_DPRSLEVR	CPU_50S	CPU_AGTL	PM_DPRSLEVR	12 15 68
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	9
	CPU_27P4S	CPU_COMP	CPU_PEG_RBIAS	9
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP3	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP2	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP1	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP0	10
XDP_TDI	CPU_50S	CPU_ITP	XDP_TDI	25
XDP_TDO	CPU_50S	CPU_ITP	XDP_TDO	25
XDP_TMS	CPU_50S	CPU_ITP	XDP_TMS	10 25
XDP_TCK	CPU_50S	CPU_ITP	XDP_TCK	10 25
XDP_TRST_I	CPU_50S	CPU_ITP	XDP_TRST_I	10 25
XDP_BPM_I	CPU_50S	CPU_ITP	XDP_BPM_I<6..0>	10 25
XDP_BPM_I	CPU_50S	CPU_ITP	XDP_BPM_I<7>	10 25
(FSB_CPURST_I)	CPU_50S	CPU_ITP	XDP_CPURST_I	25
	CPU_55S	CPU_BMTL	CPU_VID<6..0>	8 12 15
	CPU_50S	CPU_AGTL	CPUIMVP_IMON	12 50 68
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	12 68
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	12 68
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VTTSENSE_P	12 70
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VTTSENSE_N	12 70
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	GFX_VSENSE_P	13 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	GFX_VSENSE_N	13 69
	CPU_55S	CPU_BMTL	GFX_VID<6..0>	8 13
PM_DPRSLEVR	CPU_50S	CPU_AGTL	GFX_DPRSLEVR	13 69
	CPU_50S	CPU_AGTL	GFX_VR_EN	13 69
	CPU_50S	CPU_AGTL	GFXIMVP_IMON	13 69
	PCIE_85D	PCIE	PEG_R2D_P<15..0>	74
	PCIE_85D	PCIE	PEG_R2D_N<15..0>	74
PEG_R2D	PCIE_85D	PCIE	PEG_R2D_C_P<15..0>	8 9 74
	PCIE_85D	PCIE	PEG_R2D_C_N<15..0>	8 74
PEG_D2R	PCIE_85D	PCIE	PEG_D2R_P<15..0>	8 9 74
	PCIE_85D	PCIE	PEG_D2R_N<15..0>	8 74
	PCIE_85D	PCIE	PEG_D2R_C_P<15..0>	74
	PCIE_85D	PCIE	PEG_D2R_C_N<15..0>	74

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
<b>CPU Constraints</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	100 OF 132
		SHEET	91 OF 101

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20OTHER	*	25 MILS	?


### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_20OTHER	*	*	MEM_20OTHER
MEM_CTRL	*	*	MEM_20OTHER
MEM_CMD	*	*	MEM_20OTHER
MEM_DATA	*	*	MEM_20OTHER
MEM_DQS	*	*	MEM_20OTHER

DDR3:  
 DQ/DM signals should be matched within 0.508mm of associated DQS pair.  
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.  
 DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].  
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.  
 CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.  
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.  
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.  
 Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from processor ball to SODIMM pad is 114.3mm.  
 SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

### Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK P<5..0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK N<5..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_CS_L<3..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_ODT<3..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_RAS_L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_CAS_L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_WE_L
MEM_A_DO_BYTE0	MEM_50S	MEM_DATA	MEM_A_DO<7..0>
MEM_A_DO_BYTE1	MEM_50S	MEM_DATA	MEM_A_DO<15..8>
MEM_A_DO_BYTE2	MEM_50S	MEM_DATA	MEM_A_DO<23..16>
MEM_A_DO_BYTE3	MEM_50S	MEM_DATA	MEM_A_DO<31..24>
MEM_A_DO_BYTE4	MEM_50S	MEM_DATA	MEM_A_DO<39..32>
MEM_A_DO_BYTE5	MEM_50S	MEM_DATA	MEM_A_DO<47..40>
MEM_A_DO_BYTE6	MEM_50S	MEM_DATA	MEM_A_DO<55..48>
MEM_A_DO_BYTE7	MEM_50S	MEM_DATA	MEM_A_DO<63..56>
MEM_A_DM<0>	MEM_50S	MEM_DATA	MEM_A_DM<0>
MEM_A_DM<1>	MEM_50S	MEM_DATA	MEM_A_DM<1>
MEM_A_DM<2>	MEM_50S	MEM_DATA	MEM_A_DM<2>
MEM_A_DM<3>	MEM_50S	MEM_DATA	MEM_A_DM<3>
MEM_A_DM<4>	MEM_50S	MEM_DATA	MEM_A_DM<4>
MEM_A_DM<5>	MEM_50S	MEM_DATA	MEM_A_DM<5>
MEM_A_DM<6>	MEM_50S	MEM_DATA	MEM_A_DM<6>
MEM_A_DM<7>	MEM_50S	MEM_DATA	MEM_A_DM<7>
MEM_A_DOS0	MEM_85D	MEM_DQS	MEM_A_DOS P<0>
MEM_A_DOS0	MEM_85D	MEM_DQS	MEM_A_DOS N<0>
MEM_A_DOS1	MEM_85D	MEM_DQS	MEM_A_DOS P<1>
MEM_A_DOS1	MEM_85D	MEM_DQS	MEM_A_DOS N<1>
MEM_A_DOS2	MEM_85D	MEM_DQS	MEM_A_DOS P<2>
MEM_A_DOS2	MEM_85D	MEM_DQS	MEM_A_DOS N<2>
MEM_A_DOS3	MEM_85D	MEM_DQS	MEM_A_DOS P<3>
MEM_A_DOS3	MEM_85D	MEM_DQS	MEM_A_DOS N<3>
MEM_A_DOS4	MEM_85D	MEM_DQS	MEM_A_DOS P<4>
MEM_A_DOS4	MEM_85D	MEM_DQS	MEM_A_DOS N<4>
MEM_A_DOS5	MEM_85D	MEM_DQS	MEM_A_DOS P<5>
MEM_A_DOS5	MEM_85D	MEM_DQS	MEM_A_DOS N<5>
MEM_A_DOS6	MEM_85D	MEM_DQS	MEM_A_DOS P<6>
MEM_A_DOS6	MEM_85D	MEM_DQS	MEM_A_DOS N<6>
MEM_A_DOS7	MEM_85D	MEM_DQS	MEM_A_DOS P<7>
MEM_A_DOS7	MEM_85D	MEM_DQS	MEM_A_DOS N<7>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK P<5..0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK N<5..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM_B_CKE<3..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM_B_CS_L<3..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM_B_ODT<3..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<15..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_RAS_L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_CAS_L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_WE_L
MEM_B_DO_BYTE0	MEM_50S	MEM_DATA	MEM_B_DO<7..0>
MEM_B_DO_BYTE1	MEM_50S	MEM_DATA	MEM_B_DO<15..8>
MEM_B_DO_BYTE2	MEM_50S	MEM_DATA	MEM_B_DO<23..16>
MEM_B_DO_BYTE3	MEM_50S	MEM_DATA	MEM_B_DO<31..24>
MEM_B_DO_BYTE4	MEM_50S	MEM_DATA	MEM_B_DO<39..32>
MEM_B_DO_BYTE5	MEM_50S	MEM_DATA	MEM_B_DO<47..40>
MEM_B_DO_BYTE6	MEM_50S	MEM_DATA	MEM_B_DO<55..48>
MEM_B_DO_BYTE7	MEM_50S	MEM_DATA	MEM_B_DO<63..56>
MEM_B_DM<0>	MEM_50S	MEM_DATA	MEM_B_DM<0>
MEM_B_DM<1>	MEM_50S	MEM_DATA	MEM_B_DM<1>
MEM_B_DM<2>	MEM_50S	MEM_DATA	MEM_B_DM<2>
MEM_B_DM<3>	MEM_50S	MEM_DATA	MEM_B_DM<3>
MEM_B_DM<4>	MEM_50S	MEM_DATA	MEM_B_DM<4>
MEM_B_DM<5>	MEM_50S	MEM_DATA	MEM_B_DM<5>
MEM_B_DM<6>	MEM_50S	MEM_DATA	MEM_B_DM<6>
MEM_B_DM<7>	MEM_50S	MEM_DATA	MEM_B_DM<7>
MEM_B_DOS0	MEM_85D	MEM_DQS	MEM_B_DOS P<0>
MEM_B_DOS0	MEM_85D	MEM_DQS	MEM_B_DOS N<0>
MEM_B_DOS1	MEM_85D	MEM_DQS	MEM_B_DOS P<1>
MEM_B_DOS1	MEM_85D	MEM_DQS	MEM_B_DOS N<1>
MEM_B_DOS2	MEM_85D	MEM_DQS	MEM_B_DOS P<2>
MEM_B_DOS2	MEM_85D	MEM_DQS	MEM_B_DOS N<2>
MEM_B_DOS3	MEM_85D	MEM_DQS	MEM_B_DOS P<3>
MEM_B_DOS3	MEM_85D	MEM_DQS	MEM_B_DOS N<3>
MEM_B_DOS4	MEM_85D	MEM_DQS	MEM_B_DOS P<4>
MEM_B_DOS4	MEM_85D	MEM_DQS	MEM_B_DOS N<4>
MEM_B_DOS5	MEM_85D	MEM_DQS	MEM_B_DOS P<5>
MEM_B_DOS5	MEM_85D	MEM_DQS	MEM_B_DOS N<5>
MEM_B_DOS6	MEM_85D	MEM_DQS	MEM_B_DOS P<6>
MEM_B_DOS6	MEM_85D	MEM_DQS	MEM_B_DOS N<6>
MEM_B_DOS7	MEM_85D	MEM_DQS	MEM_B_DOS P<7>
MEM_B_DOS7	MEM_85D	MEM_DQS	MEM_B_DOS N<7>

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
<b>Memory Constraints</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	101 OF 132
		SHEET	92 OF 101

### Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

### SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?	SATA	TOP,BOTTOM	=3x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

### USB 2.0 Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.8

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_ML	DP_85D	DISPLAYPORT	DP_IG_ML_P<3..0>	8 84
DP_ML	DP_85D	DISPLAYPORT	DP_IG_ML_N<3..0>	8 84
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_P	8 18 84
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_N	8 18 84
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_P	18 87
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_N	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_P<2..0>	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_N<2..0>	18 87
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC_LVDS_IG_A_DATAP<3>	8 18
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC_LVDS_IG_A_DATAN<3>	8 18
LVDS_IG_B_CLK	LVDS_85D	LVDS	TP_LVDS_IG_B_CLKP	6 8 18
LVDS_IG_B_CLK	LVDS_85D	LVDS	TP_LVDS_IG_B_CLKN	6 8 18
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_P<2..0>	18 87
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_N<2..0>	18 87
LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC_LVDS_IG_B_DATAP<3>	8 18
LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC_LVDS_IG_B_DATAN<3>	8 18
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_P	17 42
SATA_90D	SATA	SATA	SATA_HDD_R2D_C_N	17 42
SATA_90D	SATA	SATA	SATA_HDD_R2D_P	6 42
SATA_90D	SATA	SATA	SATA_HDD_R2D_N	6 42
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_P	17 42
SATA_90D	SATA	SATA	SATA_HDD_D2R_N	17 42
SATA_90D	SATA	SATA	SATA_HDD_D2R_C_P	6 42
SATA_90D	SATA	SATA	SATA_HDD_D2R_C_N	6 42
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_P	17 42
SATA_90D	SATA	SATA	SATA_ODD_R2D_C_N	17 42
SATA_90D	SATA	SATA	SATA_ODD_R2D_P	6 42
SATA_90D	SATA	SATA	SATA_ODD_R2D_N	6 42
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P	17 42
SATA_90D	SATA	SATA	SATA_ODD_D2R_N	17 42
SATA_90D	SATA	SATA	SATA_ODD_D2R_C_P	6 42
SATA_90D	SATA	SATA	SATA_ODD_D2R_C_N	6 42
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_RDRV_IN_P	42
SATA_90D	SATA	SATA	SATA_HDD_R2D_RDRV_IN_N	42
SATA_90D	SATA	SATA	SATA_HDD_R2D_RDRV_OUT_P	42
SATA_90D	SATA	SATA	SATA_HDD_R2D_RDRV_OUT_N	42
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_RDRV_IN_P	42
SATA_90D	SATA	SATA	SATA_HDD_D2R_RDRV_IN_N	42
SATA_90D	SATA	SATA	SATA_HDD_D2R_RDRV_OUT_P	42
SATA_90D	SATA	SATA	SATA_HDD_D2R_RDRV_OUT_N	42
PCH_SATA_ICOMP	SATA_ICOMP		PCH_SATAICOMP	17
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_P	19 35
USB_85D	USB	USB	USB_HUB1_UP_N	19 35
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_P	19 36
USB_85D	USB	USB	USB_HUB2_UP_N	19 36
USB_EXTA	USB_85D	USB	USB_EXTA_P	36 43
USB_85D	USB	USB	USB_EXTA_N	36 43
USB_EXTB	USB_85D	USB	USB_EXTB_P	35 43
USB_85D	USB	USB	USB_EXTB_N	35 43
USB_EXTC	USB_85D	USB	USB_EXTC_P	8 35
USB_85D	USB	USB	USB_EXTC_N	8 35
USB_EXTD	USB_85D	USB	USB_EXTD_P	
USB_85D	USB	USB	USB_EXTD_N	
USB_MINI	USB_85D	USB	USB_MINI_P	
USB_85D	USB	USB	USB_MINI_N	
USB_WM	USB_85D	USB	USB_WM_P	
USB_85D	USB	USB	USB_WM_N	
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_P	6 33
USB_85D	USB	USB	USB_CAMERA_CONN_N	6 33
USB_BT	USB_85D	USB	USB_BT_P	33 36
USB_85D	USB	USB	USB_BT_N	33 36
USB_TPAD	USB_85D	USB	USB_TPAD_P	36 53
USB_85D	USB	USB	USB_TPAD_N	36 53
USB_IR	USB_85D	USB	USB_IR_P	35 44
USB_85D	USB	USB	USB_IR_N	35 44
USB_SDCARD	USB_85D	USB	USB_SDCARD_P	8 34 36
USB_85D	USB	USB	USB_SDCARD_N	8 34 36
USB_BRCRYPT	USB_85D	USB	USB_BRCRYPT_P	19 101
USB_85D	USB	USB	USB_BRCRYPT_N	19 101
PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS	19
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	FSB_CLK133M_PCH_P	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	FSB_CLK133M_PCH_N	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N	17 26
CPH_50S	CLK_PCIE	CLK_PCIE	PCH_CLK14P3M_REFCLK	17 26
CPH_50S	CLK_PCIE	CLK_PCIE	PCH_CLK33M_PCIIN	17 27
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	GFX_CLK120M_DPLLSS_P	10 17
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	GFX_CLK120M_DPLLSS_N	10 17

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
<b>PCH Constraints 1</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	102 OF 132
		SHEET	93 OF 101

### LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.15

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.15

### SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?


### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_50S	LPC	LPC_AD<3..0>	6 17 45 47 87
LPC_FRAME_L	LPC_50S	LPC	LPC_FRAME_L	6 17 45 47 87
LPC_RESET_L	LPC_50S	LPC	LPCPLUS_RESET_L	6 27 47 87
MCP_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R	19 27
	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC	27 45
	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS	6 27 47
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	17 25 26 28 30 32 42 47 48 63
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	88
SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK	88 25 26 28 30 32 42 47 48 63
SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA	17 48
SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK	17 48
SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA	17 48
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	17 58
	HDA_50S	HDA	HDA_BIT_CLK_R	17
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	17 58
	HDA_50S	HDA	HDA_SYNC_R	17
HDA_RST_L	HDA_50S	HDA	HDA_RST_R_L	17
	HDA_50S	HDA	HDA_RST_L	17 58
HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	17 58
	HDA_50S	HDA	AUD_SDI_R	58
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT	17 58
	HDA_50S	HDA	HDA_SDOUT_R	17
PM_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	18 46
SPI_CLK	SPI_55S	SPI	SPI_CLK_R	17 47
	SPI_55S	SPI	SPI_CLK	47
SPI_MOST	SPI_55S	SPI	SPI_MOST_R	17 47
	SPI_55S	SPI	SPI_MOST	47
SPI_MISO	SPI_55S	SPI	SPI_MISO	17 47
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	17 47
	SPI_55S	SPI	SPI_CS0_L	47
	PCIE_85D	PCIE	PCIE_ENET_R2D_P	37
	PCIE_85D	PCIE	PCIE_ENET_R2D_N	37
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	17 37
	PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	17 37
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_P	17 37
	PCIE_85D	PCIE	PCIE_ENET_D2R_N	17 37
	PCIE_85D	PCIE	PCIE_ENET_D2R_C_P	37
	PCIE_85D	PCIE	PCIE_ENET_D2R_C_N	37
	PCIE_85D	PCIE	PCIE_AP_R2D_P	6 33
	PCIE_85D	PCIE	PCIE_AP_R2D_N	6 33
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	17 33
	PCIE_85D	PCIE	PCIE_AP_R2D_C_N	17 33
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_P	6 17 33
	PCIE_85D	PCIE	PCIE_AP_D2R_N	6 17 33
	PCIE_85D	PCIE	PCIE_FW_R2D_P	39
	PCIE_85D	PCIE	PCIE_FW_R2D_N	39
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_P	17 39
	PCIE_85D	PCIE	PCIE_FW_R2D_C_N	17 39
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_P	17 39
	PCIE_85D	PCIE	PCIE_FW_D2R_N	17 39
	PCIE_85D	PCIE	PCIE_FW_D2R_C_P	39
	PCIE_85D	PCIE	PCIE_FW_D2R_C_N	39
PCIE_AP_D2R	PCIE_85D	PCIE	CONN_PCIE_AP_D2R_P	
	PCIE_85D	PCIE	CONN_PCIE_AP_D2R_N	
PCIE_AP_R2D	PCIE_85D	PCIE	CONN_PCIE_AP_R2D_P	
	PCIE_85D	PCIE	CONN_PCIE_AP_R2D_N	
MCP_PEG0_BEFCCLK	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_P	17 74
	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_N	17 74
PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P	17 37
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_N	17 37
MCP_PE1_BEFCCLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P	17 33
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_N	17 33
MCP_PE2_BEFCCLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P	17 39
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_N	17 39
MCP_PE3_BEFCCLK	CLK_PCIE_90D	CLK_PCIE	NC_PCIE_CLK100M_EXCARD_P	8 17
	CLK_PCIE_90D	CLK_PCIE	NC_PCIE_CLK100M_EXCARD_N	8 17
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<1>	6 20
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<2>	6 20
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<5>	6 20
	CPU_27P4S	CPU_COMP	TP_PCH_VSS_NCTF<7>	20
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<9>	6 20 94
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<9>	6 20 94
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<11>	6 20
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<12>	6 20
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<15>	6 20
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<17>	6 20
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<19>	6 20
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<21>	6 20
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<22>	6 20
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<25>	6 20
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<27>	6 20
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<29>	6 20

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
<b>PCH Constraints 2</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	103 OF 132
		SHEET	94 OF 101

**CAESAR II (Ethernet) Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

**CAESAR II (Ethernet PHY) Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

**Ethernet Net Properties**

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	ENET_50S	ENET_3X	BCM5764_CLK25M_XTALI 27 37
	ENET_50S	ENET_3X	BCM5764_CLK25M_XTALO 27 37
	ENET_50S	ENET_3X	ENET_RESET_L 27 37
	ENET_MDI	ENET_MDI	ENET_MDI_P<3..0> 37 38
	ENET_100D	ENET_MDI	ENET_MDI_N<3..0> 37 38

D  
C  
B  
A

D  
C  
B  
A

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
<b>Ethernet Constraints</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	104 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	95 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

### FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

### FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL				
FW_P0_TPA	FW_110D	FW_TP	NC_FW0_TPAP	6 39 41	
FW_P0_TPB	FW_110D	FW_TP	NC_FW0_TPB	6 39 41	
FW_P1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_P	39 40 41	
FW_P1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_P	39 40 41	
FW_P1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_N	39 40 41	
FW_P1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_N	39 40 41	
Port 2 Not Used					

D

D

C


C

B

B

A

A

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE <b>FireWire Constraints</b>			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE D
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	105 OF 132	
	SHEET	96 OF 101	

8

7

6

5

4

3

2

1



8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ITO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SMBUS_SMC_A_S3_SCL	6 33 45 48 54
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB	SMBUS_SMC_A_S3_SDA	6 33 45 48 54
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_B_S0_SCL	45 48 51
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB	SMBUS_SMC_B_S0_SDA	45 48 51
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	45 48 51 81
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	45 48 51 81
SMBUS_SMC_BSA_SCL	SMB_50S	SMB	SMBUS_SMC_BSA_SCL	6 45 48 54 85
SMBUS_SMC_BSA_SDA	SMB_50S	SMB	SMBUS_SMC_BSA_SDA	6 45 48 54 85
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_MGMT_SCL	45 48 56
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB	SMBUS_SMC_MGMT_SDA	45 48 56

### SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		CHGR_CSI_P	65
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_N	65
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	65
	1TO1_DIFFPAIR		CHGR_CSO_N	65

D

D

C

C

B

B

A

A

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
<b>SMC Constraints</b>			
	Apple Inc.		DRAWING NUMBER
			<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SIZE
		<E4LABEL>	<BRANCH>
		PAGE	106 OF 132
		SHEET	97 OF 101

8

7

6

5

4

3

2

1





K18 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL9, ISL10	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

NOTE: 110\_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE <b>PCB Rule Definitions</b>			
DRAWING NUMBER <SCH_NUM>		SIZE D	
Apple Inc.		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
PAGE 109 OF 132		SHEET 100 OF 101	



PAGE TITLE		SYNC DATE=06/15/2009	
BluRay Decrypter Card Connector		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	132 OF 132
		SHEET	101 OF 101