

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2010-07-23

SCHEM, MLB, K16


07/23/2010

Page	(.csa)	Contents	Sync	Date	Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A	39	49	SMC	K16_MLB	06/01/2010
2	2	System Block Diagram	ALAN_DAI	02/26/2010	40	50	SMC Support	(K99_MLB)	(03/01/2010)
3	3	Power Block Diagram	MARTIN_YEH	2/25/2010	41	51	LPC+SPI Debug Connector	K99_MLB	04/08/2010
4	4	BOM Configuration	K6_MLB	12/11/2009	42	52	K16/K99 SMus Connections	K99_MLB	07/23/2010
5	5	K16 BOM Variants	N/A	N/A	43	53	Voltage & Current Sensing	K99_MLB	04/08/2010
6	6	Revision History	N/A	N/A	44	54	Current Sensing	K99_MLB	04/08/2010
7	7	Functional Test / No Test	(K99_MLB)	(02/16/2010)	45	55	Thermal Sensors	K99_MLB	04/08/2010
8	8	Power Aliases	(K99_MLB)	(02/11/2010)	46	56	Fan	K99_MLB	04/08/2010
9	9	Signal Aliases	(MASTER)	(MASTER)	47	57	WELLSRING 1	K99_MLB	04/08/2010
10	10	CPU FSB	K99_MLB	04/08/2010	48	61	SPI ROM	K99_MLB	04/08/2010
11	11	CPU Power & Ground	K99_MLB	04/08/2010	49	66	AUDIO: SPEAKER AMP	K99_MLB	04/08/2010
12	12	CPU Decoupling & VID	(K99_MLB)	(02/11/2010)	50	69	DC-In & Battery Connectors	(MASTER)	(MASTER)
13	13	eXtended Debug Port (Micro-XDP)	K99_MLB	03/01/2010	51	70	PBus Supply & Battery Charger	(K99_MLB)	(02/16/2010)
14	14	MCP CPU Interface	K99_MLB	04/08/2010	52	72	5V / 3.3V Power Supply	K99_MLB	04/08/2010
15	15	MCP Memory Interface	K99_MLB	04/08/2010	53	73	1.5V/1.35V LVDDR3 Supply	K16_MLB	06/01/2010
16	16	MCP PCIe Interfaces	K99_MLB	04/08/2010	54	74	IMVP6 CPU VCore Regulator	(K99_MLB)	(02/16/2010)
17	17	MCP Graphics	K99_MLB	04/08/2010	55	75	MCP VCore Regulator	(K99_MLB)	(02/11/2010)
18	18	MCP SATA, USB & Ethernet	K99_MLB	04/08/2010	56	76	CPUVTT (1.05V) Power Supply	(K99_MLB)	(03/01/2010)
19	19	MCP HDA, LPC & MISC	K99_MLB	04/08/2010	57	77	Misc Power Supplies	K99_MLB	04/08/2010
20	20	MCP Power & Ground	K99_MLB	04/08/2010	58	78	Power Sequencing	K99_MLB	04/08/2010
21	23	MCP89 Memory Rail Gating	K99_MLB	04/08/2010	59	79	Power FETs	K99_MLB	04/08/2010
22	24	MCP89 GFX Core Rail Gating	K99_MLB	04/08/2010	60	90	Internal DisplayPort Connector	K99_MLB	07/23/2010
23	25	MCP Standard Decoupling	K99_MLB	04/08/2010	61	93	External DisplayPort Support	K99_MLB	04/08/2010
24	26	MCP Graphics Support	K99_MLB	04/08/2010	62	94	DisplayPort Connector	K16_MLB	06/01/2010
25	28	SB Misc	(K99_MLB)	(02/11/2010)	63	97	LCD Backlight Driver	(K99_MLB)	(03/01/2010)
26	31	DDR3 DRAM Channel A (0-31)	K99_MLB	04/08/2010	64	98	LCD Backlight Support	K99_MLB	04/08/2010
27	32	DDR3 DRAM Channel A (32-63)	K99_MLB	04/08/2010	65	99	Additional CPU/GPU Decoupling	K99_MLB	05/19/2010
28	33	DDR3 DRAM Channel B (0-31)	K99_MLB	04/08/2010	66	100	CPU/FSB Constraints	K99_MLB	04/08/2010
29	34	DDR3 DRAM Channel B (32-63)	K99_MLB	04/08/2010	67	101	Memory Constraints	K99_MLB	04/08/2010
30	35	DDR BYPASSING 1	K99_MLB	04/08/2010	68	102	MCP Constraints 1	K99_MLB	04/08/2010
31	36	DDR BYPASSING 2	K99_MLB	04/08/2010	69	103	MCP Constraints 2	K99_MLB	04/08/2010
32	37	Memory Active Termination	K99_MLB	04/08/2010	70	104	Ethernet Constraints	K99_MLB	04/08/2010
33	39	FSB/DDR3 Vref Margining	K99_MLB	04/08/2010	71	106	SMC Constraints	K99_MLB	04/08/2010
34	40	X21 WIRELESS CONNECTOR	K99_MLB	04/08/2010	72	108	K16/K99 Specific Constraints	T27_MLB	09/08/2009
35	45	SATA CONNECTOR	K99_MLB	04/08/2010	73	109	K99 RULE DEFINITIONS	K99_MLB	04/08/2010
36	46	External USB Connectors	K99_MLB	03/01/2010	74	110	Acoustic Cap BOM Config Tables	K16_MLB	06/01/2010
37	47	Left I/O (LIO) Connector	(MASTER)	(MASTER)					
38	48	SecureDigital Card Reader	(MASTER)	(MASTER)					

Schematic / PCB #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8467	1	SCHEM,MLB,K16	SCH	CRITICAL	
820-2838	1	PCBF,MLB,K16	PCB	CRITICAL	

DRAWING TITLE		SCHEM,MLB,K16	
Apple Inc.	DRAWING NUMBER	051-8467	SIZE
	REVISION	3.3.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 74	
IV ALL RIGHTS RESERVED			



SYNC MASTER=ALAN.DAI		SYNC DATE=02/26/2010	
System Block Diagram			
		DRAWING NUMBER 051-8467	SIZE D
		REVISION 3.3.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 2 OF 110
			SHEET 2 OF 74

K16 POWER SYSTEM ARCHITECTURE



PAGE TITLE		SYNC DATE=2/25/2010	
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8467	D
		REVISION	
		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		3 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		3 OF 74	

DRAM CFG CHART

VENDOR	CFG 0	CFG 1
HYNIX	0	0
SAMSUNG	0	1
MICRON	1	0
ELPIDA	1	1

SIZE	CFG 2	DIE REV	CFG 3
2GB	0	A	0
4GB	1	B	1

K16 BOM Variants on following page

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3820	1	IC,MCP89U-A01.24.588X24.588,1244FCBGA	U1400	CRITICAL	MCP89U:A01
337S3868	1	IC,MCP89U-A02.24.588X24.588,1244FCBGA	U1400	CRITICAL	MCP89U:A02
337S3938	1	IC,MCP89U-A03.24.588X24.588,1244FCBGA	U1400	CRITICAL	MCP89U:A03

333S0552	4	HYNIX,LVDDR3,1GBIT,7.5X11.0	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0552	4	HYNIX,LVDDR3,1GBIT,7.5X11.0	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0552	4	HYNIX,LVDDR3,1GBIT,7.5X11.0	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0552	4	HYNIX,LVDDR3,1GBIT,7.5X11.0	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0553	4	SAMSUNG,LVDDR3,1GBIT,7.5X11.0	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0553	4	SAMSUNG,LVDDR3,1GBIT,7.5X11.0	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0553	4	SAMSUNG,LVDDR3,1GBIT,7.5X11.0	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0553	4	SAMSUNG,LVDDR3,1GBIT,7.5X11.0	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0554	4	MICRON,LVDDR3,1GBIT,8X11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0554	4	MICRON,LVDDR3,1GBIT,8X11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0554	4	MICRON,LVDDR3,1GBIT,8X11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0554	4	MICRON,LVDDR3,1GBIT,8X11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0565	4	ELPIDA,LVDDR3,1GBIT,7.5X10.6	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_2GB
333S0565	4	ELPIDA,LVDDR3,1GBIT,7.5X10.6	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_2GB
333S0565	4	ELPIDA,LVDDR3,1GBIT,7.5X10.6	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:ELPIDA_2GB
333S0565	4	ELPIDA,LVDDR3,1GBIT,7.5X10.6	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:ELPIDA_2GB
333S0566	4	ELPIDA,LVDDR3,1GBIT,7.5X10.6	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0566	4	ELPIDA,LVDDR3,2GBIT,7.5X10.6	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0566	4	ELPIDA,LVDDR3,2GBIT,7.5X10.6	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0566	4	ELPIDA,LVDDR3,2GBIT,7.5X10.6	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0555	4	HYNIX,LVDDR3,2GBIT,9X11.1	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0555	4	HYNIX,LVDDR3,2GBIT,9X11.1	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0555	4	HYNIX,LVDDR3,2GBIT,9X11.1	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0555	4	HYNIX,LVDDR3,2GBIT,9X11.1	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0556	4	SAMSUNG,LVDDR3,2GBIT,7.5X11.0	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0556	4	SAMSUNG,LVDDR3,2GBIT,7.5X11.0	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0556	4	SAMSUNG,LVDDR3,2GBIT,7.5X11.0	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0556	4	SAMSUNG,LVDDR3,2GBIT,7.5X11.0	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0557	4	MICRON,LVDDR3,2GBIT,9X11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:MICRON_4GB
333S0557	4	MICRON,LVDDR3,2GBIT,9X11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:MICRON_4GB
333S0557	4	MICRON,LVDDR3,2GBIT,9X11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:MICRON_4GB
333S0557	4	MICRON,LVDDR3,2GBIT,9X11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:MICRON_4GB
353S2392	1	IC,ISL6259,BATCHCHARGER,4X4MM,QFN28	U7000	CRITICAL	ISL6259_SCREENED:NO
353S2929	1	IC,ISL6259,BATCHCHARGER,3x,4C4MM,QFN28	U7000	CRITICAL	ISL6259_SCREENED:YES

BOM Groups

BOM GROUP	BOM OPTIONS
K16_COMMON	COMMON,ALTERNATE,PROJ:K16,K16_MISC,MCP89U:A03,K16_DEBUG:ENG,K16_PROGPARTS,SPI:41MHZ,LVDDR3:YES,WLAN_PCTL:HW,IPD_5V:S5_INT,IPD_3V3:S5
K16_MISC	DP_ESD,DP_PWR:SMC,VFRQ:SLPS3,HVDDLDO:FIXED,MCPHVD:P2V5,MCPPLL_R:REG,SOPGOOD_BJT,ISL6259_SCREENED:YES,DP12C:SMC
K16_PROGPARTS	BOOTROM:UNLOCKED,SMC:PROG
K16_DEVEL:ENG	BKLT:ENG,BMON:ENG,XDP_CONN,LPCPLUS,VREFMRGN:YES,EFI_DEBUG,SOPGOOD_ISL,MCPPLL_LDO,S3_S0_LED
K16_DEVEL:PVT	LPCPLUS
K16_DEBUG:ENG	DEVEL_BOM,SMC_DEBUG:YES,XDP
K16_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO
K16_DEBUG:PROD	BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO
DDR3:HYNIX_2GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:HYNIX_2GB
DDR3:SAMSUNG_2GB	DRAM_CFG0:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_2GB
DDR3:MICRON_2GB	DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:MICRON_2GB
DDR3:ELPIDA_2GB	DRAM_CFG0:H,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_2GB
DDR3:ELPIDA_4GB	DRAM_CFG0:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_4GB
DDR3:HYNIX_4GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:SAMSUNG_4GB	DRAM_CFG0:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:MICRON_4GB	DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:MICRON_4GB
CAPS:SS	SS_CAP_2_2UF,SS_CAP_10UF,SS_CAP_1UF,SS_CAP_22UF
CAPS:MU	MU_CAP_2_2UF,MU_CAP_10UF,MU_CAP_1UF,MU_CAP_22UF
CAPS:TY	TY_CAP_2_2UF,TY_CAP_10UF,TY_CAP_1UF,TY_CAP_22UF

Programmable Parts

338S0563	1	IC,SMC,HS8/2117,9X9MM,TLP,HF	U4900	CRITICAL	SMC:BLANK
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM:BLANK

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
-------------	---------------------------	------------	---------	-----------

138S0681	138S0638		ALL	TAIYO YUDEN AS ALTERNATE
152S0874	152S0516		ALL	HAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	HAGLAYERS AS ALTERNATE
353S2987	353S2988	HVDDLDO:FIXED	ALL	T987126 ALTERNATE FOR U2590
104S0023	104S0018		ALL	CYTRIC/DIAE AS ALTERNATE
107S0139	107S0075		ALL	CYTRIC AS ALTERNATE
138S0671	138S0673		ALL	TAIYO AS ALTERNATE
155S0578	155S0367		ALL	TAIYO AS ALTERNATE
376S0926	376S0610		ALL	FAIRCHILD AS ALTERNATE
155S0457	155S0329		ALL	HAGLAYERS AS ALTERNATE
377S0107	377S0066		ALL	OH SEMI AS ALTERNATE

SYNC MASTER=K6 MLB		SYNC DATE=12/11/2009	
PAGE TITLE			
BOM Configuration			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	4 OF 110
		SHEET	4 OF 74

Revision History

Proto 0 (ECO #0000876215, v1.0.0, P4 change #210266, 03/16/2010)

v1.1.0 (P4 change #211399, 03/24/2010)

- MCP:
 - 7742015 - Added RC to DDC pass FETs to avoid glitch (pp. 7, 93).
 - 7788138 - Added feedback divider and BOM tables for more HVDD LDOs (pp. 4, 25).
- SMC:
 - 7761747 - Added resistors to connect TCON to SMC or MCP SMBus (pp. 4, 52, 90).
 - 7787883 - Added support for DP HPD wake / S4 state (pp. 4, 7, 8, 19, 49, 50, 78, 94).
- SMS:
 - 7765466 - Added S3 pull-up to SMS_INT_L to prevent leakage path (pp. 50, 59).
- General:
 - 7769139 - Unstuffed SMS circuit (pg. 4).
 - 7787897 - Property/page fixes to reduce CheckPlus warnings/errors (pp. 7, 8, 12, 17, 74, 93, 108).

v1.2.0 (P4 change #211839, 03/26/2010)

- USB:
 - 7796626 - Changed port switch from TPS2052B to TPS2069 (pg. 46).
- SMC:
 - 7787883 - Added PLACE_NEAR property on R5022 to avoid stub (pg. 50).
- SMBus:
 - 7761747 - Added TCON I2C nets to FUNC_TEST list for J9000 (pg. 7).
- Power:
 - 7796648 - Changed DP and LCD power from PP3V3_S3 to PP3V3_S5 (pp. 8, 90).
 - 7796658 - Changed backlight driver to E00 version (pg. 97).
- BOM:
 - 7796661 - Set up primary & alternate for power supply FET (pp. 4, 72).
 - 7796654 - Consolidated SSM6N15FE to SSM6N37FE (pg. 48).
 - 7796658 - Changed RCs on some SMC analog inputs (pg. 54).
 - 7796683 - Stuffed RC on backlight driver PWM input (pg. 97).
- General:
 - 7796631 - Sorted BOM variants for easier verification (pg. 5).
 - 7796631 - Cosmetic clean-up (pg. 76).

v1.3.0 (P4 change #212050, 03/26/2010)

- SMBus:
 - 7761747 - Added isolation FET and unstuffed series R's on TCON I2C for now (pp. 4, 90, 108).
- Power Supply:
 - 7796661 - Removed alternate FET, made some FETs primary to other APN (pp. 4, 72, 73, 76).
 - 7798425 - R/C value changes for 3.42V G3Hot power supply (pg. 69).
 - 7798399 - R/C value changes for 5V/3.3V power supply (pg. 72).
 - 7800179 - R value changes for CPU VCore power supply (pg. 74).
 - 7798445 - R value changes for 0.9V S5 power supply (pg. 77).
 - 7796658 - Changed backlight driver back to non-E00 version (pp. 4, 97).
- BOM:
 - 7796658 - Added alternates for two caps per GSM and removed unused alternates (pg. 4).
 - 7798399 - Consolidated 100pF caps (pp. 74, 75).


v1.4.0 (P4 change #212757, 03/31/2010)


- MCP SPI:
 - 7809733 - Changed strapping to select 62.5MHz SPI bus frequency (pg. 4).
- SMBus:
 - 7796631 - Added XDP connection to SMBus aliases page (pp. 13, 52).
 - 7808530 - Changed SMC 'MGMT' SMBus pull-ups from 4.7K to 2K (pg. 52).
 - 7761747 - Documented SMBus addresses for panel (pg. 52).
- SD Card:
 - 7800415 - Changed SD Card discharge R to more standard value (pg. 48).
- Power Supplies:
 - 7803283 - Changed 5V S3 regulator output from 5.02V to 5.12V nominal (pg. 72).
 - 7809760 - Stuffed C9799 and clarified tables/BOMOPTIONS around these parts (pg. 97).

Proto 1 (ECO #0000884508, v2.0.0, P4 change #212783, 03/31/2010)

v2.1.0 (P4 change #??????, ??/??/2010)

- BOM:
 - 7796658 - Changed OMITs to OMIT_TABLES (pp. 10-11, 14-20, 26, 31-36, 49, 61).

SYNC MASTER=N/A		SYNC DATE=N/A	
Revision History			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8467	D
		REVISION	
		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		6 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		6 OF 74	
IV ALL RIGHTS RESERVED			



"G3Hot" (Always-Present) Rails

"S3" Rails

"S0" Rails


"S5" Rails

"ENET" Rails


SYNC MASTER=(K99 MLB) SYNC DATE=(02/11/2010)

Power Aliases	
Apple Inc.	DRAWING NUMBER 051-8467
REVISION 3.3.0	
BRANCH	
PAGE 8 OF 110	
SHEET 8 OF 74	


Plated Board Slot




CPU Heat Sink Mounting Bosses



MCP Heat Sink Mounting Bosses



Fan Boss X21 Boss SSD Boss




EMI I/O Pogo Pins

DisplayPort Pogo USB/SD Card Pogo




DisplayPort PCB Stiffener


(Provides PCB support for small finger above J9400)



Digital Ground




CPU Aliases




DisplayPort Aliases



External DisplayPort Signals




Internal DisplayPort Signals




Ethernet Aliases




Charger Signal



MCPCOREISNS Signals




LVDS Aliases




PCI-E Aliases

Unused PCI-E Lanes




SATA Aliases

Unused SATA ODD Signals




USB Aliases


Unused USB Ports



Misc MCP89 Aliases




PAGE TITLE		SYNC DATE=(MASTER)	
Signal Aliases			
Apple Inc.	DRAWING NUMBER	051-8467	SIZE
	REVISION	3.3.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		9 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		9 OF 74	
IV ALL RIGHTS RESERVED			



OMIT_TABLE

Signal	Pin	Processor Pin	Function
FSB A L<3>	P2	A3*	ADS*
FSB A L<4>	Y4	A4*	BNR*
FSB A L<5>	W1	A5*	BPRI*
FSB A L<6>	T4	A6*	
FSB A L<7>	AA1	A7*	DEFER*
FSB A L<8>	AB4	A8*	DRDY*
FSB A L<9>	T2	A9*	DBSY*
FSB A L<10>	AC5	A10*	
FSB A L<11>	AD2	A11*	BR0*
FSB A L<12>	AD4	A12*	
FSB A L<13>	AA5	A13*	IERR*
FSB A L<14>	AE5	A14*	INIT*
FSB A L<15>	AB2	A15*	
FSB A L<16>	AC1	A16*	LOCK*
FSB ADSTB L<0>	Y4	ADSTB0*	
FSB REQ L<0>	R1	REQ0*	
FSB REQ L<1>	R5	REQ1*	
FSB REQ L<2>	U1	REQ2*	
FSB REQ L<3>	P4	REQ3*	
FSB REQ L<4>	W5	REQ4*	
FSB A L<17>	AN1	A17*	
FSB A L<18>	AK4	A18*	
FSB A L<19>	AG1	A19*	
FSB A L<20>	AT4	A20*	
FSB A L<21>	AK2	A21*	
FSB A L<22>	AT2	A22*	
FSB A L<23>	AH2	A23*	
FSB A L<24>	AF4	A24*	
FSB A L<25>	AV5	A25*	
FSB A L<26>	AH4	A26*	
FSB A L<27>	AM4	A27*	
FSB A L<28>	AP4	A28*	
FSB A L<29>	AR5	A29*	
FSB A L<30>	AT1	A30*	
FSB A L<31>	AL1	A31*	
FSB A L<32>	AM2	A32*	
FSB A L<33>	AU5	A33*	
FSB A L<34>	AP2	A34*	
FSB A L<35>	AR1	A35*	
FSB ADSTB L<1>	AN5	ADSTB1*	
CPU A20M L	C7	A20M*	
CPU FERR L	D4	FERR*	
CPU IGNNE L	F10	IGNNE*	
CPU STPCLK L	F8	STPCLK*	
CPU INTR	C9	LINT0	
CPU NMI	C5	LINT1	
CPU SMI L	R5	SMI*	
XDP DBRESET L	J7	DBR*	
CPU TEST1	E37	TEST1	
CPU TEST2	NEED_TP=TRUE D10	TEST2	
TP CPU TEST3	NEED_TP=TRUE C13	TEST3	
CPU TEST4	AE41	TEST4	
TP CPU TEST5	AY10	TEST5	
TP CPU TEST6	AC43	TEST6	
TP CPU RSVD J9	J9	RSVD7	
TP CPU RSVD F4	F4	RSVD9	
TP CPU RSVD H8	H8	RSVD10	
TP CPU RSVD V2	V2	RSVD11	
TP CPU RSVD Y2	Y2	RSVD12	
TP CPU RSVD AG5	AG5	RSVD13	
TP CPU RSVD AL5	AL5	RSVD14	

CPU JTAG Support



PLACE_NEARS:

- R1005.2: U1000.AW43:12.7 mm
- R1006.1: U1000.AW43:12.7 mm
- C1014.1: U1000.AE41:12.7 mm

OMIT_TABLE

Signal	Pin	Processor Pin	Function
FSB D L<0>	F40	D0*	
FSB D L<1>	G43	D1*	
FSB D L<2>	E43	D2*	
FSB D L<3>	F43	D3*	
FSB D L<4>	H40	D4*	
FSB D L<5>	H44	D5*	
FSB D L<6>	G39	D6*	
FSB D L<7>	E41	D7*	
FSB D L<8>	L41	D8*	
FSB D L<9>	K44	D9*	
FSB D L<10>	N41	D10*	
FSB D L<11>	T40	D11*	
FSB D L<12>	M40	D12*	
FSB D L<13>	G41	D13*	
FSB D L<14>	M44	D14*	
FSB D L<15>	L43	D15*	
FSB DSTB L N<0>	K40	DSTBN0*	
FSB DSTB L P<0>	J41	DSTBP0*	
FSB DINV L<0>	P40	DINV0*	
FSB D L<16>	P44	D16*	
FSB D L<17>	V40	D17*	
FSB D L<18>	V44	D18*	
FSB D L<19>	AB44	D19*	
FSB D L<20>	R41	D20*	
FSB D L<21>	M41	D21*	
FSB D L<22>	N43	D22*	
FSB D L<23>	U41	D23*	
FSB D L<24>	AA41	D24*	
FSB D L<25>	AB40	D25*	
FSB D L<26>	AD40	D26*	
FSB D L<27>	AC41	D27*	
FSB D L<28>	AA43	D28*	
FSB D L<29>	Y40	D29*	
FSB D L<30>	Y44	D30*	
FSB D L<31>	T44	D31*	
FSB DSTB L N<1>	U43	DSTBN1*	
FSB DSTB L P<1>	W43	DSTBP1*	
FSB DINV L<1>	R43	DINV1*	
FSB D L<32>	AP44	D32*	
FSB D L<33>	AR43	D33*	
FSB D L<34>	AH40	D34*	
FSB D L<35>	AF40	D35*	
FSB D L<36>	AT43	D36*	
FSB D L<37>	AG41	D37*	
FSB D L<38>	AF44	D38*	
FSB D L<39>	AH44	D39*	
FSB D L<40>	AM44	D40*	
FSB D L<41>	AN43	D41*	
FSB D L<42>	AM40	D42*	
FSB D L<43>	AK40	D43*	
FSB D L<44>	AG43	D44*	
FSB D L<45>	AP40	D45*	
FSB D L<46>	AN41	D46*	
FSB D L<47>	AL41	D47*	
FSB DSTB L N<2>	AK44	DSTBN2*	
FSB DSTB L P<2>	AL43	DSTBP2*	
FSB DINV L<2>	AV41	DINV2*	
FSB D L<48>	AV38	D48*	
FSB D L<49>	AT44	D49*	
FSB D L<50>	AV40	D50*	
FSB D L<51>	AU41	D51*	
FSB D L<52>	AW41	D52*	
FSB D L<53>	AR41	D53*	
FSB D L<54>	BA37	D54*	
FSB D L<55>	BB38	D55*	
FSB D L<56>	AY36	D56*	
FSB D L<57>	AT40	D57*	
FSB D L<58>	BC35	D58*	
FSB D L<59>	BC39	D59*	
FSB D L<60>	BA41	D60*	
FSB D L<61>	BB40	D61*	
FSB D L<62>	BA35	D62*	
FSB D L<63>	AU43	D63*	
FSB DSTB L N<3>	AY40	DSTBN3*	
FSB DSTB L P<3>	AY38	DSTBP3*	
FSB DINV L<3>	BC37	DINV3*	
CPU COMP<0>	AE43	COMP0	
CPU COMP<1>	AD44	COMP1	
CPU COMP<2>	AE1	COMP2	
CPU COMP<3>	AF2	COMP3	
CPU DPRSTP L	G7	DPRSTP*	
CPU DPSP L	B8	DPSP*	
FSB DPWR L	C41	DPWR*	
CPU PWRGD L	E7	PWRGD*	
FSB CPUSLP L	D10	SLP*	
TP CPU PSI L	BD10	PSI*	

PLACE_NEARS:

- R1020.1: U1000.AE43:12.7 mm
- R1021.1: U1000.AE44:12.7 mm
- R1022.1: U1000.AE1:12.7 mm
- R1023.1: U1000.AE2:12.7 mm

SYNC MASTER=K99 MLB SYNC DATE=04/08/2010

CPU FSB

Apple Inc.

DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 10 OF 110 SHEET: 10 OF 74




SYNC MASTER=K99.MLB		SYNC DATE=04/08/2010	
CPU Power & Ground			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-8467	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		3.3.0	
II NOT TO REPRODUCE OR COPY IT		BRANCH	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		11 OF 110	
		SHEET	
		11 OF 74	


CPU VCORE HF AND BULK DECOUPLING

4x 270uF. 32x 10uF 0603, 28x 2.2uF 0402 + 40x 2.2uF 0402


LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU




CPU VCORE VID CONNECTIONS

66 54 11 CPU VID<0..6> == IMVP6 VID<0..6>

VCCA (CPU AVdd) DECOUPLING




VCCP (CPU I/O) DECOUPLING



SYNC MASTER=(K99_MLB)		SYNC DATE=(02/11/2010)	
CPU Decoupling & VID			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	12 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	12 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Micro2-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0782 Adapter Flex to support chipset debug.



← Direction of XDP adapter flex
Please place J1300 within 1" of board edge with odd-numbered pins facing edge. Avoid any tall components between J1300 and edge.

SYNC MASTER=K99 MLB		SYNC DATE=03/01/2010	
eXtended Debug Port (Micro-XDP)			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8467	D
		REVISION	
		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		13 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		13 OF 74	
IV ALL RIGHTS RESERVED			



OMIT_TABLE

U1400
MCP89U-A01
BGA
SYMBOL 1 OF 11

66 10 7	FSB_DSTB L P<0>	J38	CPU_DSTBP0*	CPU_D0*	M37	FSB D L<0>	7 10 66
66 10 7	FSB_DSTB L N<0>	J39	CPU_DSTBN0*	CPU_D1*	M39	FSB D L<1>	7 10 66
66 10 7	FSB_DINV L<0>	F39	CPU_DBI0*	CPU_D2*	P39	FSB D L<2>	7 10 66
66 10 7	FSB_DSTB L P<1>	R34	CPU_DSTBP1*	CPU_D3*	L38	FSB D L<3>	7 10 66
66 10 7	FSB_DSTB L N<1>	R35	CPU_DSTBN1*	CPU_D4*	L39	FSB D L<4>	7 10 66
66 10 7	FSB_DINV L<1>	U36	CPU_DBI1*	CPU_D5*	L40	FSB D L<5>	7 10 66
66 10 7	FSB_DSTB L P<2>	J37	CPU_DSTBP2*	CPU_D6*	M40	FSB D L<6>	7 10 66
66 10 7	FSB_DSTB L N<2>	J36	CPU_DSTBN2*	CPU_D7*	P40	FSB D L<7>	7 10 66
66 10 7	FSB_DINV L<2>	L35	CPU_DBI2*	CPU_D8*	H40	FSB D L<8>	7 10 66
66 10 7	FSB_DSTB L P<3>	C37	CPU_DSTBP3*	CPU_D9*	L37	FSB D L<9>	7 10 66
66 10 7	FSB_DSTB L N<3>	C38	CPU_DSTBN3*	CPU_D10*	F38	FSB D L<10>	7 10 66
66 10 7	FSB_DINV L<3>	B35	CPU_DBI3*	CPU_D11*	F40	FSB D L<11>	7 10 66
66 10 7	FSB A L<4>	V37	CPU_A3*	CPU_D12*	H38	FSB D L<12>	7 10 66
66 10 7	FSB A L<5>	Y36	CPU_A4*	CPU_D13*	M38	FSB D L<13>	7 10 66
66 10 7	FSB A L<6>	V40	CPU_A5*	CPU_D14*	H39	FSB D L<14>	7 10 66
66 10 7	FSB A L<7>	Y39	CPU_A6*	CPU_D15*	J40	FSB D L<15>	7 10 66
66 10 7	FSB A L<8>	Y40	CPU_A7*	CPU_D16*	U35	FSB D L<16>	7 10 66
66 10 7	FSB A L<9>	V39	CPU_A8*	CPU_D17*	R36	FSB D L<17>	7 10 66
66 10 7	FSB A L<10>	AA39	CPU_A9*	CPU_D18*	R37	FSB D L<18>	7 10 66
66 10 7	FSB A L<11>	AA38	CPU_A10*	CPU_D19*	P35	FSB D L<19>	7 10 66
66 10 7	FSB A L<12>	AA37	CPU_A11*	CPU_D20*	R38	FSB D L<20>	7 10 66
66 10 7	FSB A L<13>	Y38	CPU_A12*	CPU_D21*	R33	FSB D L<21>	7 10 66
66 10 7	FSB A L<14>	AC36	CPU_A13*	CPU_D22*	U34	FSB D L<22>	7 10 66
66 10 7	FSB A L<15>	AA40	CPU_A14*	CPU_D23*	R40	FSB D L<23>	7 10 66
66 10 7	FSB A L<16>	AA38	CPU_A15*	CPU_D24*	P34	FSB D L<24>	7 10 66
66 10 7	FSB A L<17>	AF39	CPU_A16*	CPU_D25*	P37	FSB D L<25>	7 10 66
66 10 7	FSB A L<18>	AD38	CPU_A17*	CPU_D26*	P38	FSB D L<26>	7 10 66
66 10 7	FSB A L<19>	AC38	CPU_A18*	CPU_D27*	P36	FSB D L<27>	7 10 66
66 10 7	FSB A L<20>	AJ38	CPU_A19*	CPU_D28*	P33	FSB D L<28>	7 10 66
66 10 7	FSB A L<21>	AD37	CPU_A20*	CPU_D29*	P32	FSB D L<29>	7 10 66
66 10 7	FSB A L<22>	AJ37	CPU_A21*	CPU_D30*	R32	FSB D L<30>	7 10 66
66 10 7	FSB A L<23>	AC40	CPU_A22*	CPU_D31*	R39	FSB D L<31>	7 10 66
66 10 7	FSB A L<24>	AC37	CPU_A23*	CPU_D32*	H36	FSB D L<32>	7 10 66
66 10 7	FSB A L<25>	AD40	CPU_A24*	CPU_D33*	P36	FSB D L<33>	7 10 66
66 10 7	FSB A L<26>	AC39	CPU_A25*	CPU_D34*	L33	FSB D L<34>	7 10 66
66 10 7	FSB A L<27>	AF36	CPU_A26*	CPU_D35*	M35	FSB D L<35>	7 10 66
66 10 7	FSB A L<28>	AF40	CPU_A27*	CPU_D36*	L34	FSB D L<36>	7 10 66
66 10 7	FSB A L<29>	AG39	CPU_A28*	CPU_D37*	M33	FSB D L<37>	7 10 66
66 10 7	FSB A L<30>	AD39	CPU_A29*	CPU_D38*	M36	FSB D L<38>	7 10 66
66 10 7	FSB A L<31>	AD36	CPU_A30*	CPU_D39*	M32	FSB D L<39>	7 10 66
66 10 7	FSB A L<32>	AF37	CPU_A31*	CPU_D40*	J34	FSB D L<40>	7 10 66
66 10 7	FSB A L<33>	AJ40	CPU_A32*	CPU_D41*	H35	FSB D L<41>	7 10 66
66 10 7	FSB A L<34>	AG40	CPU_A33*	CPU_D42*	H34	FSB D L<42>	7 10 66
66 10 7	FSB A L<35>	AG38	CPU_A34*	CPU_D43*	L36	FSB D L<43>	7 10 66
66 10 7	FSB_ADSTB L<0>	Y37	CPU_A35*	CPU_D44*	M34	FSB D L<44>	7 10 66
66 10 7	FSB_ADSTB L<1>	AF38	CPU_ADSTB0*	CPU_D45*	F37	FSB D L<45>	7 10 66
66 10 7	FSB_ADSTB L<2>		CPU_ADSTB1*	CPU_D46*	H37	FSB D L<46>	7 10 66
66 10 7	FSB_REO L<0>	U40	CPU_REQ0*	CPU_D47*	J35	FSB D L<47>	7 10 66
66 10 7	FSB_REO L<1>	U39	CPU_REQ1*	CPU_D48*	D39	FSB D L<48>	7 10 66
66 10 7	FSB_REO L<2>	V38	CPU_REQ2*	CPU_D49*	E36	FSB D L<49>	7 10 66
66 10 7	FSB_REO L<3>	U37	CPU_REQ3*	CPU_D50*	D40	FSB D L<50>	7 10 66
66 10 7	FSB_REO L<4>	V36	CPU_REQ4*	CPU_D51*	E40	FSB D L<51>	7 10 66
66 10 7	FSB_ADS L	AG33	CPU_ADS*	CPU_D52*	C39	FSB D L<52>	7 10 66
66 10 7	FSB_BNR L	AD35	CPU_BNR*	CPU_D53*	E38	FSB D L<53>	7 10 66
66 10 7	FSB_BREQ L	AG34	CPU_BNR*	CPU_D54*	A37	FSB D L<54>	7 10 66
66 10 7	FSB_DBSY L	AF35	CPU_DBSY*	CPU_D55*	C36	FSB D L<55>	7 10 66
66 10 7	FSB_DRDY L	U32	CPU_DRDY*	CPU_D56*	B38	FSB D L<56>	7 10 66
66 10 7	FSB_HIT L	AD34	CPU_HIT*	CPU_D57*	E37	FSB D L<57>	7 10 66
66 10 7	FSB_HITM L	AD32	CPU_HITM*	CPU_D58*	C35	FSB D L<58>	7 10 66
66 10 7	FSB_LOCK L	AG37	CPU_LOCK*	CPU_D59*	A35	FSB D L<59>	7 10 66
66 10 7	FSB_TRDY L	AG32	CPU_LOCK*	CPU_D60*	B37	FSB D L<60>	7 10 66
66 10 7	CPU_PECI MCP	AG36	CPU_PECI*	CPU_D61*	D36	FSB D L<61>	7 10 66
66 10 7	CPU_PROCHOT L	V32	CPU_PROCHOT*	CPU_D62*	A36	FSB D L<62>	7 10 66
66 10 7	CPU_FERR L	V35	CPU_THERMTRIP*	CPU_D63*	D38	FSB D L<63>	7 10 66
66 10 7	CPU_BSEL2	D35	CPU_FERR*	CPU_BPRI*	AF32	FSB_BPRI L	10 66
66 10 7	CPU_BSEL1	E35	CPU_BSEL2	CPU_DEFER*	AG35	FSB_DEFER L	10 66
66 10 7	CPU_BSEL0	F35	CPU_BSEL1	BCLK_OUT_CPU_P	AJ37	FSB_CLK_CPU P	10 66
66 10 7	FSB_RS L<0>	AF33	CPU_RS0*	BCLK_OUT_CPU_N	AJ36	FSB_CLK_CPU N	10 66
66 10 7	FSB_RS L<1>	AD33	CPU_RS1*	BCLK_OUT_ITP_P	AK32	FSB_CLK_ITP P	13 66
66 10 7	FSB_RS L<2>	AF34	CPU_RS2*	BCLK_OUT_ITP_N	AK33	FSB_CLK_ITP N	13 66
66 10 7	MCP_BCLK_VML_COMP_VDD	AK39	BCLK_VML_COMP_VDD	BCLK_OUT_NB_P	AJ35	FSB_CLK_MCP P	10 66
66 10 7	MCP_BCLK_VML_COMP_GND	AK40	BCLK_VML_COMP_GND	BCLK_OUT_NB_N	AJ34	FSB_CLK_MCP N	10 66
66 10 7	MCP_CPU_COMP_VCC	AK38	CPU_COMP_VCC	BCLK_IN_N	AJ32		
66 10 7	MCP_CPU_COMP_GND	AK37	CPU_COMP_GND	BCLK_IN_P	AJ33		
66 10 7	CPU_A20M*	AA33	CPU_A20M L	CPU_A20M*	AA33	CPU A20M L	10 66
66 10 7	CPU_IGNNE*	V33	CPU_IGNNE L	CPU_IGNNE*	V33	CPU IGNNE L	10 66
66 10 7	CPU_INIT*	Y33	CPU_INIT L	CPU_INIT*	Y33	CPU INIT L	10 66
66 10 7	CPU_INTR*	Y35	CPU_INTR	CPU_INTR*	Y35	CPU INTR	10 66
66 10 7	CPU_NMI*	AA35	CPU_NMI	CPU_NMI*	AA35	CPU NMI	10 66
66 10 7	CPU_SMI*	AC35	CPU_SMI L	CPU_SMI*	AC35	CPU SMI L	10 66
66 10 7	CPU_PWRGD*	AA32	CPU_PWRGD	CPU_PWRGD*	AA32	CPU PWRGD	10 66
66 10 7	CPU_RESET*	AC34	FSB_CPURST L	CPU_RESET*	AC34	FSB CPURST L	10 13 66
66 10 7	CPU_DPRSPLPVR*	D2	PM_DPRSPLPVR	CPU_DPRSPLPVR*	D2	PM DPRSLPVR	54 66
66 10 7	CPU_SLP*	V34	FSB_CPUSLP L	CPU_SLP*	V34	FSB CPUSLP L	10 66
66 10 7	CPU_DPSLP*	Y32	CPU_DPSLP L	CPU_DPSLP*	Y32	CPU DPSLP L	10 66
66 10 7	CPU_DPWR*	U33	FSB_DPWR L	CPU_DPWR*	U33	FSB DPWR L	10 66
66 10 7	CPU_STPCLK*	V34	CPU_STPCLK L	CPU_STPCLK*	V34	CPU STPCLK L	10 66
66 10 7	CPU_DPRSTP*	AA34	CPU_DPRSTP L	CPU_DPRSTP*	AA34	CPU DPRSTP L	10 54 66

SYNC MASTER=K99 MLB SYNC DATE=04/08/2010

MCP CPU Interface


Apple Inc.

DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 14 OF 110 SHEET: 14 OF 74



OMIT_TABLE

U1400
MCP89U-A01
BGA

SYMBOL 2 OF 11

OMIT_TABLE


U1400
MCP89U-A01
BGA

SYMBOL 3 OF 11

MEMORY PARTITION 0

MEMORY PARTITION 1

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
MCP Memory Interface			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	15 OF 110
		SHEET	15 OF 74



PE0 ports are Gen2-capable. 4 RCs: 4x, x2, x1, x1
 PE1 ports are Gen1-only. 2 RCs: x1, x1

If PE0[3:0] are not used,
 +VIO_PE_AVDD0 and +VIO_PE_DVDD0 can be GND

If PE0[4:5] and PE1[0:1] are not used,
 +VIO_PE_AVDD1 and +VIO_PE_DVDD1 can be GND

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
MCP PCIe Interfaces			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	16 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	16 OF 74
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Current numbers from MCP89 A01 Bring-Up Support document (MCP89_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

D

D

C

C

B

B

A


A

OMIT_TABLE

U1400
MCP890-A01
BGA
SYMBOL 5 OF 11

RGB

FLAT PANEL



RGB DAC Disable:
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required (or use as GPIOs).
 Connect +3.3V_RGBDAC pin to GND.
 NOTE: No Composite/S-Video/Component Video support on MCP89


MCP Signal	TMDS/HDMI	LVDS
=MCP_IFPA_TXC_P/N	TMDS_IG_TXC_P/N	LVDS_IG_A_CLK_P/N
=MCP_IFPA_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	LVDS_IG_A_DATA_P/N<0>
=MCP_IFPA_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	LVDS_IG_A_DATA_P/N<1>
=MCP_IFPA_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	LVDS_IG_A_DATA_P/N<2>
=MCP_IFPA_TXD_P/N<3>	(UNUSED)	LVDS_IG_A_DATA_P/N<3>
=MCP_IFPB_TXC_P/N	(UNUSED)	LVDS_IG_B_CLK_P/N
=MCP_IFPB_TXD_P/N<0>	TMDS_IG_TXD_P/N<3>	LVDS_IG_B_DATA_P/N<0>
=MCP_IFPB_TXD_P/N<1>	TMDS_IG_TXD_P/N<4>	LVDS_IG_B_DATA_P/N<1>
=MCP_IFPB_TXD_P/N<2>	TMDS_IG_TXD_P/N<5>	LVDS_IG_B_DATA_P/N<2>
=MCP_IFPB_TXD_P/N<3>	(UNUSED)	LVDS_IG_B_DATA_P/N<3>
=MCP_IFPB_DDC_CLK	TMDS_IG_DDC_CLK	LVDS_IG_DDC_CLK
=MCP_IFPB_DDC_DATA	TMDS_IG_DDC_DATA	LVDS_IG_DDC_DATA

LVDS: Power +VDD_IFPx at 1.8V
 TMDS: Power +VDD_IFPx at 3.3V


NOTE: 100K pull-downs required if HPLUG_DET0/HPLUG_DET1 are not used.

DDC Mode Pull-downs

NOTE: DP_AUX_CH1 also requires pull-downs if used for dual-mode DisplayPort (DP++). If unused no pulls are necessary, if used for TMDS/HDMI only then only pull-ups are necessary.




GPIO Pull-Ups



Current numbers from MCP89 A01 Bring-Up Support document (MCP89_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
MCP Graphics			
Apple Inc.		DRAWING NUMBER 051-8467	SIZE D
		REVISION 3.3.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 17 OF 110	SHEET 17 OF 74



OMIT TABLE

U1400
MCP899U-A01
BGA
SYMBOL 6 OF 11


SATA
USB

LAN

Only USB8+11 support nv
USB JTAG in S3/S4/S5.
Internal 19.5K Pull-Downs on all USB pairs
OHCI0/EHCIO
OHCI1/EHC11


Internal MAC Disable:
Connect RGMII_RXD<0:3> together to 10K pull-down.
Connect RGMII_RXCLK to 10K pull-down.
Connect RGMII_RXCTL to 10K pull-down.
Connect RGMII_INTR to 10K pull-down (if not used as GPIO).
+3.3V_PLL_MAC_DUAL must remain connected to 3.3V RMGT rail.
RGMII_COMP_VDD/_GND must remain connected as shown.
Connect RGMII_VREF to 10K pull-down.
Connect RGMII_MDIO to 10K pull-down.
All other pins can be left TP or NC.

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE MCP SATA, USB & Ethernet			
DRAWING NUMBER 051-8467		SIZE D	
REVISION 3.3.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 18 OF 110	
		SHEET 18 OF 74	




HDA Output Caps

For EMI Reduction on HDA interface




GPIO Pull-Ups/Downs



Current numbers from MCP89 A01 Bring-Up Support document (MCP89_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

Platform-Specific Connections



NOTE: MCP SLP_S5# signal has the behavior of Intel's SLP_S4# signal

BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0



BIOS Boot Select	
I/F	LPC_FRAME#
LPC	0
SPI	1

NOTE: MCP89 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

SPI Frequency Select		
Frequency	SPI_DO	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
42.7 MHz	1	0
62.5 MHz	1	1

NOTE: 42 & 62 MHz use FAST_READ command. Straps not provided on this page.

NOTE: MCP SLP_S5# pin has the behavior of Intel's SLP_S4# signal.



SYNC MASTER=K99 MLB SYNC DATE=04/08/2010

MCP HDA, LPC & MISC

Apple Inc.

DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 19 OF 110 SHEET: 19 OF 74


NOTE: "SW" rails are dynamically switched in the S0 state as needed, controlled by MCP89 GPIOs.




NOTE: VDD_COREx_SENSE signals should NOT be used for remote sensing unless COREA/COREB are powered by separate regulators. Instead connect regulator sense point as close to COREB FET as possible.

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
MCP Power & Ground			
Apple Inc.		DRAWING NUMBER 051-8467	SIZE D
		REVISION 3.3.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR PUBLISH IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 20 OF 110	SHEET 20 OF 74


Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.




DIMM CKE Clamps



SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
MCP89 Memory Rail Gating			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8467	D
		REVISION	
		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	23 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	21 OF 74
IV ALL RIGHTS RESERVED			



SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE MCP89 GFX Core Rail Gating			
DRAWING NUMBER 051-8467		SIZE D	
REVISION 3.3.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 24 OF 110		SHEET 22 OF 74	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2988	1	IC, MIC5366, LDO REG, 2.5V, 150MA, SC70	U2590	CRITICAL	HVDDLDO: FIXED
353S2979	1	IC, LDO, TPS717, ADJ, 150MA, 3%, SC70, HF	U2590	CRITICAL	HVDDLDO: ADJ

$$V_{out} = 0.8V * (R_a + R_b) / R_b, R_b \sim 320k\Omega$$

SYNC MASTER=K99 MLB SYNC DATE=04/08/2010

MCP Standard Decoupling

Apple Inc.


DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 25 OF 110 SHEET: 23 OF 74


Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.




Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
MCP Graphics Support			
	DRAWING NUMBER	051-8467	SIZE
	REVISION	3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	26 OF 110
		SHEET	24 OF 74

RTC Crystal




MCP 25MHz Crystal




Platform Reset Connections


LPC Reset (Unbuffered)





PCIE Reset (Unbuffered)




MCP S0 PWRGD & CPU_VLD



System Reset Circuit




PAGE TITLE		SYNC DATE=(02/11/2010)	
SB Misc		DRAWING NUMBER	SIZE
Apple Inc.		051-8467	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		3.3.0	
		PAGE	
		28 OF 110	
		SHEET	
		25 OF 74	




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
PAGE TITLE DDR3 DRAM Channel A (0-31)			
DRAWING NUMBER 051-8467		SIZE D	
REVISION 3.3.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 31 OF 110		SHEET 26 OF 74	




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
PAGE TITLE DDR3 DRAM Channel A (32-63)			
DRAWING NUMBER 051-8467		SIZE D	
REVISION 3.3.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 32 OF 110		SHEET 27 OF 74	




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL


SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
PAGE TITLE DDR3 DRAM Channel B (0-31)			
DRAWING NUMBER 051-8467		SIZE D	
REVISION 3.3.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 33 OF 110		SHEET 28 OF 74	





A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
PAGE TITLE DDR3 DRAM Channel B (32-63)			
Apple Inc.		DRAWING NUMBER 051-8467	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 3.3.0	BRANCH
		PAGE 34 OF 110	SHEET 29 OF 74




SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
DDR BYPASSING 1			
 Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	35 OF 110
		SHEET	30 OF 74





SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
DDR BYPASSING 2			
 Apple Inc.	DRAWING NUMBER	051-8467	SIZE D
	REVISION	3.3.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 36 OF 110
			SHEET 31 OF 74

MEM CLOCK TERMINATION


Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE



SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
Memory Active Termination			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		37 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		32 OF 74	
IV ALL RIGHTS RESERVED			



Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN:YES - Stuffs VREF Margining Circuitry.
 VREFMRGN:NO - Bypasses VREF Margining Circuitry.

	MEM VREF DQ	MEM VREF CA	MEM VREG	CPU GTLREF (FSB)
DAC Channel:	A	C	D	D
PCA9557D Pin:	1	3	5	7
Nominal value		0.75V (DAC: 0x3A)	1.5V (DAC: 0x3A)	0.7V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)	1.998V - 1.002V (+/- 498mV)	0.200V - 1.050V (+/- 500mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.191V (0x00 - 0x5C)
Vref current:		+3.4mA - -3.4mA (- = sourced)	+33uA - -33uA (- = sourced)	+750uA - -528uA (- = sourced)
DAC step size:		7.69mV / step @ output	8.59mV / step @ output	9.24mV / step @ output

SYNC MASTER=K99_MLB SYNC DATE=04/08/2010

FSB/DDR3 Vref Margining


Apple Inc.

DRAWING NUMBER: 051-8467 SIZE: D


REVISION: 3.3.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 39 OF 110
 SHEET: 33 OF 74




SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
X21 WIRELESS CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	34 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
SATA CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 110
		SHEET	35 OF 74
		SIZE	D


Port Power Switch




USB/SMC Debug Mux




Right USB Port



SYNC MASTER=K99 MLB		SYNC DATE=03/01/2010	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 110
		SHEET	36 OF 74



SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
Left I/O (LIO) Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8467	D
		REVISION	
		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		47 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		37 OF 74	






R4805 is for rail discharge. GL137 may cycle PMOS to recover from card error. Off duration is 100ms and card voltage must be less than 0.5V for at least 1ms per spec.

Keep this net short!

PDMOD: POWER DOWN MODES
 NC = DISABLE (DEFAULT)
 10K LOW = POWER SAVING MODE ENABLE
 10K HIGH = REMOTE WAKE UP ENABLE

SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
SecureDigital Card Reader			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	48 OF 110
		SHEET	38 OF 74

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.


H8S2117-R:
 (SMC_PECI)
 (SMC_PECI_VREF)
 (SMC_PECI_VSTP)

PAGE TITLE		SYNC MASTER=K16 MLB		SYNC DATE=06/01/2010	
SMC			DRAWING NUMBER	051-8467	SIZE
Apple Inc.			REVISION	3.3.0	
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
			PAGE	49 OF 110	
			SHEET	39 OF 74	


SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"




SMC Crystal Circuit



System (Sleep) LED Circuit



SMC FSB to 3.3V Level Shifting



SMC Aliases

43 SMC LCDCLKT ISENSE	==	SMS X AXIS	43
43 SMC WLAN ISENSE	==	SMS Y AXIS	39
43 SMC HDD ISENSE	==	SMS Z AXIS	39
44 SMC CSREG ISENSE	==	SMC ADC14	39
44 SMC LCDCLKT VSENSE	==	SMC ADC15	39
44 SMC MCP CORE ISENSE	==	SMC NB CORE ISENSE	39
44 SMC MCP DDR ISENSE	==	SMC NB DDR ISENSE	39
43 SMC 1V5S3 ISENSE	==	SMC NB MISC ISENSE	39
44 TP SMC ANALOG ID	==	SMC ANALOG ID	39
44 TP SMC GPU ISENSE	==	SMC GPU ISENSE	39
43 SMC MCP VSENSE	==	SMC GPU VSENSE	39
39 SMC GFX THROTTLE L	==	SMC IG THROTTLE L	39
40 SMS INT L	==	SMC SMS INT	39
39 MCP WAKE REO L	==	SMC G3H POWERON L	40
39 SMC MCP SAFE MODE	==	MCP SPKR	39
39 PM SLP S3 L	==	DP_PWR: S0	39
39 SMC SLPS5 L	==	DP_PWR: SMC	39
40 SMC DP HPD L	==	DP_EXT HPD L	40

Unused Pins

39 SMS ONOFF L	==	TP SMS ONOFF L	39
39 SMC SYS KBDLED	==	TP SMC SYS KBDLED	39
39 SMC FAN 1 CTL	==	TP SMC FAN 1 CTL	39
39 TP SMC FAN 1 TACH	==	SMC FAN 1 TACH	39
39 SMC FAN 2 CTL	==	NC SMC FAN 2 CTL	39
39 NC SMC FAN 2 TACH	==	SMC FAN 2 TACH	39
39 SMC FAN 3 CTL	==	NC SMC FAN 3 CTL	39
39 NC SMC FAN 3 TACH	==	SMC FAN 3 TACH	39
39 SMC RSTGATE L	==	TP SMC RSTGATE L	39
39 SMC P10	==	TP SMC P10	39
39 SMC P20	==	TP SMC P20	39
39 SMC P24	==	TP SMC P24	39
39 SMC PH3	==	TP SMC PH3	39

SMC Pull-ups

39 SMC PA0	R5091	100K	1	2	5%	1/20W	MF	201
39 SMC PA1	R5092	100K	1	2	5%	1/20W	MF	201
39 SMC PB4	R5088	10K	1	2	5%	1/20W	MF	201
47 SMC ONOFF L	R5070	10K	1	2	5%	1/20W	MF	201
47 SMC LID	R5071	100K	1	2	5%	1/20W	MF	201
41 SMC TX L	R5073	10K	1	2	5%	1/20W	MF	201
41 SMC RX L	R5074	100K	1	2	5%	1/20W	MF	201
41 SMC TMS	R5077	10K	1	2	5%	1/20W	MF	201
41 SMC TDO	R5078	10K	1	2	5%	1/20W	MF	201
41 SMC TDI	R5079	10K	1	2	5%	1/20W	MF	201
41 SMC TCK	R5080	10K	1	2	5%	1/20W	MF	201
39 SMC ODD DETECT	R5040	10K	1	2	5%	1/20W	MF	201
39 SMC BIL BUTTON L	R5081	10K	1	2	5%	1/20W	MF	201
39 SMC BC ACOK	R5087	470K	1	2	5%	1/20W	MF	201
39 SMC GFX OVERTEMP L	R5094	10K	1	2	5%	1/20W	MF	201
40 SMC G3H POWERON L	R5098	100K	2	1	5%	1/20W	MF	201
40 SMS INT L	R5093	10K	1	2	5%	1/20W	MF	201
39 WIFI EVENT L	R5089	10K	1	2	5%	1/20W	MF	201
47 SMC PME S4 L	R5076	100K	1	2	5%	1/20W	MF	201

SMC Pull-downs

58 SMC ADAPTER EN	R5085	10K	1	2	5%	1/20W	MF	201
39 SMC CASE OPEN	R5086	10K	1	2	5%	1/20W	MF	201
40 SMC DP HPD L	R5090	100K	1	2	5%	1/20W	MF	201

SYNC MASTER=(K99 MLB) SYNC DATE=(03/01/2010)

PAGE TITLE: SMC Support


Apple Inc. DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 50 OF 110 SHEET: 40 OF 74


LPC+SPI Connector




SPI Bus Series Termination




EFI Debug ROM




PAGE TITLE		SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
LPC+SPI Debug Connector					
Apple Inc.		DRAWING NUMBER	051-8467	SIZE	D
		REVISION	3.3.0		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		PAGE	51 OF 110		
		SHEET	41 OF 74		




CPU Voltage Sense / Filter




MCP Voltage Sense / Filter



PBUS Voltage Sense Enable & Filter




DDR3 1V5R1V35 Current Sense / Filter




EDP Current: 7 A
Max Vdiff: 13.0 mV
WF: Verify SO-DIMM current!

AirPort Current Sense / Filter




EDP Current: 0.727 A?
Max Vdiff: 14.6 mV
WF: Verify Airport current!

HDD Current Sense / Filter




EDP Current: 1.2 A?
Max Vdiff: 24.0 mV
WF: Verify SSD current!

LCD Backlight Driver Input Current Sense / Filter




EDP Current: ??? A
Max Vdiff: ??? mV
WF: Verify LCD backlight current!

LCDBKLT VSEN




PAGE TITLE		DRAWING NUMBER		SIZE	
Voltage & Current Sensing		051-8467		D	
Apple Inc.		REVISION		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		53 OF 110	
II NOT TO REPRODUCE OR COPY IT		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		43 OF 74	
IV ALL RIGHTS RESERVED		SHREXX			


DCIN (AMON) Current Sense, RMUX & Filter




Battery (BMON) Current Sense, MUX & Filter




Chipset Regulators High-Side Current Sense / Filter



MCP VCore Current Sense Filter




MCP MEM VDD Current Sense / Filter




VERIFY ALL RESISTOR AND GAINS

CPU VCore Load Side Current Sense / Filter




PAGE TITLE		SYNC DATE=04/08/2010	
Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8467	D
		REVISION	
		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	54 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	44 OF 74
IV ALL RIGHTS RESERVED			

CPU T-Diode Thermal Sensor




MCP T-Diode Thermal Sensor




SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
PAGE TITLE Thermal Sensors			
DRAWING NUMBER 051-8467		SIZE D	
REVISION 3.3.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 55 OF 110		SHEET 45 OF 74	

FAN CONNECTOR




SYNC_MASTER=K99_MLB		SYNC_DATE=04/08/2010	
PAGE TITLE			
Fan			
		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 110
		SHEET	46 OF 74
		SIZE	D

IPD Flex Connector



SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
WELLSPRING 1			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8467	D
		REVISION	
		3.3.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 110
		SHEET	47 OF 74



MCP89 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
41.7 MHz	1	0
62.5 MHz	1	1

NOTE: 42 & 62 MHz use FAST_READ command.


SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
SPI ROM			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8467	D
		REVISION	
		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		61 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		48 OF 74	
IV ALL RIGHTS RESERVED			

SPEAKER AMPLIFIERS

APN: 353S2888



SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB




SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE AUDIO: SPEAKER AMP			
DRAWING NUMBER 051-8467		SIZE D	
REVISION 3.3.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 66 OF 110		SHEET 49 OF 74	

MLB to LIO Power Cable Connector




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VREF generator




Debug LEDs
(For development only)



Right Speaker Connector




K16-Specific
Battery Connector




SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
DC-In & Battery Connectors			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	50 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Reverse-Current Protection Inrush Limiter


This node is powered through body diodes:
 * DCIN through Q7080.
 * PBUS through Q7085, Charger TOP FETs and Q7055.



SYNC MASTER=(K99 MLB)		SYNC DATE=(02/16/2010)	
PAGE TITLE PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER 051-8467	SIZE D
		REVISION 3.3.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 70 OF 110	SHEET 51 OF 74



SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
5V / 3.3V Power Supply			
DRAWING NUMBER		SIZE	
051-8467		D	
REVISION		BRANCH	
3.3.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
72 OF 110		52 OF 74	



Vout = 1.501V / 1.352V
13A Max Output
f = 400 kHz

$$V_{out} = 0.75V * (1 + R_a / R_b)$$

Use LVDDR3:YES for fixed 1.35V operation or LVDDR3:NO for fixed 1.5V operation.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0331	1	RES,15K,1%,1/16W,MF-LF,0402	R7321	CRITICAL	LVDDR3:NO

SYNC MASTER=K16 MLB SYNC DATE=06/01/2010


1.5V/1.35V LVDDR3 Supply

Apple Inc.

DRAWING NUMBER: 051-8467
REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE: 73 OF 110
SHEET: 53 OF 74



$OCP = 21.5mV / R7480 + 3.1A$
 $V_{pmon} = 90 * K * R7480 * V_o * I_o$
 $K = R7450 / (R7450 + R7451 + R7452)$
 $28A @ 1V = 1.764V$
 $Load\ Line = R7480 * 6 / (500U * R7414)$

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
54 GND IMVP6 SGND	0.50 MM	0.20 MM
54 IMVP6 DROOP	0.25 MM	0.20 MM
54 IMVP6 THERM	0.25 MM	0.20 MM
54 IMVP6 ISLEW	0.25 MM	0.20 MM
54 PP1V7 S0 IMVP6 VREF	0.25 MM	0.20 MM
54 PP5V S0 IMVP6 V5FILT	0.25 MM	0.20 MM
54 IMVP6 LL	1.5 MM	0.20 MM
54 IMVP6 VBST	0.25 MM	0.20 MM
54 IMVP6 DRVH	1.5 MM	0.20 MM
54 IMVP6 DRVL	1.5 MM	0.20 MM
54 IMVP6 VBST RC	1.5 MM	0.20 MM

SYNC MASTER=(K99 MLB) SYNC DATE=(02/16/2010)
IMVP6 CPU VCore Regulator
 Apple Inc.
 DRAWING NUMBER: 051-8467
 REVISION: 3.3.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 74 OF 110
 SHEET: 54 OF 74



$$V_{im} = 31 * I_o * R_{7525} * (1 + R_{7575}/R_{7573})$$

$$OCP = R_{7569} * 10\mu A / (R_{7525} * (1 + R_{7575}/R_{7573}))$$

VID<3:0>	VOLTAGE
1100	0.9750V
1101	0.9625V
1110	0.9500V
1111	0.9375V
0000	0.9250V
0001	0.9125V
0010	0.9000V
0011	0.8875V
0100	0.8750V
0101	0.8625V
0110	0.8500V
0111	0.8375V
1000	0.8250V
1001	0.8125V
1010	0.8000V
1011	0.7875V

SYNC MASTER=(K99 MLB) SYNC DATE=(02/11/2010)

MCP VCore Regulator

Apple Inc.


DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 75 OF 110 SHEET: 55 OF 74

K6 NOTES : XOR AND INVERTER IS REMOVED, CANNOT SYNC THIS PAGE FROM T27




SYNC MASTER=(K99_MLB)		SYNC DATE=(03/01/2010)	
CPUVTT (1.05V) Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8467	D
		REVISION	
		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	76 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	56 OF 74
IV ALL RIGHTS RESERVED			

1.5V S0 Regulator




5.0V S5 IPD LDO



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3034	1	IC,LDO,MIC5235,5V,1A,150MA,SOT23-5	U7760		IPD_5V:S5_EXT


1.05V S0 MCP PLL LDO



BOMOPTIONS:


MCPPLL_R:LDO - 1.05V S0 USED FOR MCP PLL LDO POWER.
MCPPLL_LDO - STUFFS U7740 AND RELATED CIRCUITRY.
TO USE U7740, MCPPLL_R:LDO AND MCPPLL_LDO MUST BE ACTIVE.
TO USE 1.05V S0, MCPPLL_R:REG MUST BE ACTIVE, MCPPLL_LDO CAN BE ACTIVE, MCPPLL_R:LDO MUST BE INACTIVE.

MCP 0.9V S5 (AUXC) Switcher




SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	051-8467
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.3.0
		PAGE	77 OF 110
		SHEET	57 OF 74


S5 Rail Enables & PGOOD




S3 Rail Enables



ENET Rail Enables




S0 Rail Enables




VTT Rail Enable

VTT rail must ramp up in about the same time as MEMVDD rail (Q2300).




S0 Rail PGOOD Circuitry

S0 Rail PGOOD (ISL Version)




S0 Rail PGOOD (BJT Version)



Power Control Signals



State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

ISL6259 Frequency Select



WLAN Enable Generation

WLAN = (*S3* && *AP_PWR_EN* && (*AC* || *S0*))
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.
 NOTE: *AC* term valid only when Q7891 is stuffed



SYNC_MASTER=K99_MLB SYNC_DATE=04/08/2010

Power Sequencing

Apple Inc.

DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0


BRANCH:

PAGE: 78 OF 110

SHEET: 58 OF 74


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

3.3V S3 FET




Q7910	
Part	FDC638P
Type	P-Channel
Rds(on)	65 mOhm @2.5V
ID(max)	2.0 A @85C
Loading	1.274 A (EDP)

3.3V ENET Switch




U7980	
Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ
	50 mOhm Max
I(max)	2 A
Loading	0.4 A (EDP)

3.3V S0 FET




Q7930	
Part	TPCP8102
Type	P-Channel
Rds(on)	14 mOhm @4.5V
ID(max)	7.2 A @85C
Loading	3.294 A (EDP)

0.9V ENET FET



Q7990	
Part	SI2312BDS
Type	N-Channel
Rds(on)	37 mOhm @2.5V
ID(max)	3.25 A @85C
Loading	0.140 A (EDP)

5V S0 FET



Q7940	
Part	FDC638P
Type	P-Channel
Rds(on)	65 mOhm @2.5V
ID(max)	2.0 A @85C
Loading	0.100 A (EDP)

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
Power FETs			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	79 OF 110
		SHEET	59 OF 74

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

LCD Connector
Internal DP Connector: 518S0787

CRITICAL
J9000
CABLINE-CA
P-RT-SM




SYNC MASTER=K99 MLB		SYNC DATE=07/23/2010	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 110
		SHEET	60 OF 74




SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
External DisplayPort Support			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8467	D
		REVISION	
		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		93 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		61 OF 74	

Port Power Switch



SYNC MASTER=K16 MLB		SYNC DATE=06/01/2010	
DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	051-8467
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.3.0
		PAGE	94 OF 110
		SHEET	62 OF 74



*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

FOR LP8543:
 STUFF R9741
 NO STUFF R9740, C9740, C9741, R9754

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719		BKLT:ENG
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9720,R9721,R9722		BKLT:ENG
353S2896	1	IC,LP8545,LED BKLT CTRLR,PRODUCTIO,LLP24	U9701	CRITICAL	PROJ:K16
353S2967	1	IC,LP8545,LED BKLT CTRLR,LLP24,K99 VER	U9701	CRITICAL	PROJ:K99

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=(K99_MLB) SYNC DATE=(03/01/2010)

LCD Backlight Driver


Apple Inc.

DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE: 97 OF 110
 SHEET: 63 OF 74



SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
LCD Backlight Support			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	98 OF 110
		SHEET	64 OF 74

ADDITIONAL CPU VCORE HF DECOUPLING

40x 1uF 0402



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU

LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU

LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU

LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU

SYNC MASTER=K99 MLB		SYNC DATE=05/18/2010	
Additional CPU/GPU Decoupling			
	DRAWING NUMBER	051-8467	SIZE
	REVISION	3.3.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		99 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		65 OF 74	
IV ALL RIGHTS RESERVED			

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 135 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 270 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADTSB#.

FSB 1X signals shown in signal table on right.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCsense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE	ID
	PHYSICAL	SPACING			
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0>	7	10 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DINV L<0>	7	10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>	7	10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>	7	10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16>	7	10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DINV L<1>	7	10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>	7	10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>	7	10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32>	7	10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DINV L<2>	7	10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>	7	10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>	7	10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48>	7	10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DINV L<3>	7	10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>	7	10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>	7	10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3>	7	10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7	10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	7	10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17>	7	10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	7	10 14
FSB_1X	FSB_55S	FSB_1X	FSB ADS L	7	10 14
FSB_BREQ0_L	FSB_55S	FSB_1X	FSB BREQ0 L	10	14
FSB_1X	FSB_55S	FSB_1X	FSB BNR L	10	14
FSB_1X	FSB_55S	FSB_1X	FSB BPRI L	10	14
FSB_1X	FSB_55S	FSB_1X	FSB DBSY L	10	14
FSB_1X	FSB_55S	FSB_1X	FSB DEFER L	10	14
FSB_1X	FSB_55S	FSB_1X	FSB DRDY L	10	14
FSB_1X	FSB_55S	FSB_1X	FSB HIT L	7	10 14
FSB_1X	FSB_55S	FSB_1X	FSB HITM L	7	10 14
FSB_1X	FSB_55S	FSB_1X	FSB LOCK L	7	10 14
FSB_CPURST_L	FSB_55S	FSB_1X	FSB CPURST L	10	13 14
FSB_1X	FSB_55S	FSB_1X	FSB RS L<2..0>	10	14
FSB_1X	FSB_55S	FSB_1X	FSB TRDY L	10	14
CPU_ASYNC	CPU_55S	CPU_AGTL	CPU A20M L	10	14
CPU_BSEL	CPU_55S	CPU_AGTL	CPU BSEL<2..0>	9	10
CPU_FERR_L	CPU_55S	CPU_8MIL	CPU FERR L	10	14
CPU_ASYNC	CPU_55S	CPU_AGTL	CPU IGNE L	10	14
CPU_INIT_L	CPU_55S	CPU_AGTL	CPU INIT L	10	14
CPU_ASYNC_R	CPU_55S	CPU_AGTL	CPU INTR	10	14
CPU_ASYNC_R	CPU_55S	CPU_AGTL	CPU NMI	10	14
CPU_PROCHOT_L	CPU_55S	CPU_AGTL	CPU PROCHOT L	10	14 40
CPU_PWRGD	CPU_55S	CPU_AGTL	CPU PWRGD	10	13 14
CPU_ASYNC	CPU_55S	CPU_AGTL	CPU SMI L	10	14
CPU_ASYNC	CPU_55S	CPU_AGTL	CPU STPCLK L	10	14
PM_THERMTRIP_L	CPU_55S	CPU_8MIL	PM THERMTRIP L	10	14 40
FSB_CPUSLP_L	CPU_55S	CPU_AGTL	FSB CPUSLP L	10	14
CPU_PROM_SB	CPU_55S	CPU_AGTL	CPU DPSLP L	10	14
CPU_DPRSTP_L	CPU_55S	CPU_AGTL	CPU DPRSTP L	10	14 54
CPU_ASYNC	CPU_55S	CPU_AGTL	FSB DPWR L	10	14
FSB_CLK_CPUH	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	10	14
FSB_CLK_CPUN	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	10	14
FSB_CLK_ITP_P	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	13	14
FSB_CLK_ITP_N	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	13	14
FSB_CLK_MCP_P	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	14	
FSB_CLK_MCP_N	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	14	
CPU_IERR_L	CPU_55S	CPU_55S	CPU IERR L	10	
PM_DPRSLPVR	CPU_55S	CPU_AGTL	PM DPRSLPVR	14	54
(See above)	CPU_55S	CPU_AGTL	IMVP DPRSLPVR		
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14	
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14	
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14	
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14	
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10	33
CPU_COMP<3>	CPU_50S	CPU_COMP	CPU COMP<3>	10	
CPU_COMP<2>	CPU_27P4S	CPU_COMP	CPU COMP<2>	10	
CPU_COMP<1>	CPU_50S	CPU_COMP	CPU COMP<1>	10	
CPU_COMP<0>	CPU_27P4S	CPU_COMP	CPU COMP<0>	10	
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	10	33
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	10	33
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	10	33
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	10	33
XDP_TRST_L	CPU_55S	CPU_ITP	XDP TRST L	10	33
XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0>	10	33
XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5>	10	33
(FSB_CPURST_I)	CPU_55S	CPU_ITP	XDP CPURST L	13	
	CPU_55S	CPU_8MIL	CPU VID<6..0>	11	12 54
	CPU_55S	CPU_8MIL	IMVP6 VID<6..0>	12	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11	54
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11	54
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	54	
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	54	

SYNC MASTER=K99 MLB SYNC DATE=04/08/2010

CPU/FSB Constraints

Apple Inc.

DRAWING NUMBER: 051-8467
REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 100 OF 110
SHEET: 66 OF 74

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NV DG says 3x inner, 4x outer
 NV DG says 2x inner, 4x outer
 NV DG says 2x inner, 4x outer
 NV DG says 2x inner, 4x outer
 NV DG says 2x inner, 4x outer
 NV DG says 2x inner, 4x outer
 NV DG says 2x inner, 4x outer
 NV DG says 4x inner, 5x outer

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

DDR3:
 DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 360 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 CMD/CTRL signals should be matched within 150 ps.
 All memory signals maximum length is 1.030 ps.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK P<5..0>
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK N<5..0>
MEM_A_CKE	MEM_50S	MEM_CTRL	MEM A CKE<3..0>
MEM_A_CNTRL	MEM_50S	MEM_CTRL	MEM A CS L<3..0>
MEM_A_CNTRL	MEM_50S	MEM_CTRL	MEM A ODT<3..0>
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A A<15..0>
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..56>
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DM<0>
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DM<1>
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DM<2>
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DM<3>
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DM<4>
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DM<5>
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DM<6>
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DM<7>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK P<5..0>
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK N<5..0>
MEM_B_CKE	MEM_50S	MEM_CTRL	MEM B CKE<3..0>
MEM_B_CNTRL	MEM_50S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CNTRL	MEM_50S	MEM_CTRL	MEM B ODT<3..0>
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B A<15..0>
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63..56>
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DM<0>
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DM<1>
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DM<2>
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DM<3>
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DM<4>
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DM<5>
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DM<6>
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DM<7>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND

MEM_A/B_CKE EC SET NAME IS CHANGED ON K6, CANNOT SYNC THIS PAGE FROM T27

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
Memory Constraints			
DRAWING NUMBER		SIZE	
051-8467		D	
REVISION		BRANCH	
3.3.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
101 OF 110		67 OF 74	

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.3

NEED PCIe Gen1/Gen2 notes!

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	20 MIL	?
CRT_2CRT	*	15 MIL	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	=4X_DIELECTRIC	?
MCP_DAC_COMP	*	=2X_DIELECTRIC	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.1.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be matched within 100 mils. NOTE: NV DG recommends 90 ohm differential for LVDS, but cable/display assume 100 ohm. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 100 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max trace length: LVDS 10 inches, DP 8.5 inches.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.2

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=3X_DIELECTRIC	?
SATA_TERMP	*	8 MIL	?

SATA intra-pair matching should be 1 ps.

Max trace length: 12 inches for SATA Gen1/Gen2, TBD for SATA Gen3.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.6

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
PEG_R2D	PCIE_90D	PCIE	PEG R2D P<15..0>
PEG_R2D	PCIE_90D	PCIE	PEG R2D N<15..0>
PEG_R2D	PCIE_90D	PCIE	PEG R2D C P<15..0>
PEG_R2D	PCIE_90D	PCIE	PEG R2D C N<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG D2R P<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG D2R N<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG D2R C P<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG D2R C N<15..0>
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE AP R2D P
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE AP R2D N
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE AP R2D C P
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE AP R2D C N
PCIE_AP_D2R	PCIE_90D	PCIE	PCIE AP D2R P
PCIE_AP_D2R	PCIE_90D	PCIE	PCIE AP D2R N
PCIE_ENET_R2D	PCIE_90D	PCIE	PCIE ENET R2D P
PCIE_ENET_R2D	PCIE_90D	PCIE	PCIE ENET R2D N
PCIE_ENET_R2D	PCIE_90D	PCIE	PCIE ENET R2D C P
PCIE_ENET_R2D	PCIE_90D	PCIE	PCIE ENET R2D C N
PCIE_ENET_D2R	PCIE_90D	PCIE	PCIE ENET D2R P
PCIE_ENET_D2R	PCIE_90D	PCIE	PCIE ENET D2R N
PCIE_ENET_D2R	PCIE_90D	PCIE	PCIE ENET D2R C P
PCIE_ENET_D2R	PCIE_90D	PCIE	PCIE ENET D2R C N
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE FW R2D P
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE FW R2D N
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE FW R2D C P
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE FW R2D C N
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE FW D2R P
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE FW D2R N
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE FW D2R C P
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE FW D2R C N
MCP_PEG0_BEECLK	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P
MCP_PEG0_BEECLK	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N
MCP_PEG1_BEECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP P
MCP_PEG1_BEECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP N
MCP_PEG2_BEECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET P
MCP_PEG2_BEECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET N
MCP_PEG3_BEECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P
MCP_PEG3_BEECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N
MCP_PEX_CLK_COMP		MCP_PEX_COMP	MCP PEX0 TERMP
CRT_RED	CRT_50S	CRT	CRT IG R C PR
CRT_GREEN	CRT_50S	CRT	CRT IG G Y Y
CRT_BLUE	CRT_50S	CRT	CRT IG B COMP PB
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG HSYNC
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG VSYNC
MCP_DAC_RSET		MCP_DAC_COMP	MCP TV DAC RSET
MCP_DAC_VREF		MCP_DAC_COMP	MCP TV DAC VREF
DP_INT_ML	DP_90D	DISPLAYPORT	DP IG ML1 P<1..0>
DP_INT_ML	DP_90D	DISPLAYPORT	DP IG ML1 N<1..0>
DP_INT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH1 P
DP_INT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH1 N
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML0 P<3..0>
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML0 N<3..0>
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH0 P
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH0 N
MCP_TMDS0_RSET	MCP_DV_COMP		MCP TMDS0 RSET
MCP_TMDS0_VPROBE			MCP TMDS0 VPROBE
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK P
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK N
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA P<2..0>
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA N<2..0>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA P<3>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA N<3>
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK P
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK N
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA P<2..0>
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA N<2..0>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA P<3>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA N<3>
MCP_IFPAB_RSET	MCP_DV_COMP		MCP IFPAB RSET
MCP_IFPAB_VPROBE			MCP IFPAB VPROBE
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C N
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D P
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D N
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R N
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R C P
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R C N
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C N
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D P
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D N
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R N
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R C P
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R C N
MCP_SATA_TERMP		SATA_TERMP	MCP SATA TERMP

SYNC MASTER=K99 MLB SYNC DATE=04/08/2010

MCP Constraints 1

Apple Inc.

DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 102 OF 110 SHEET: 68 OF 74

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5x_DIELECTRIC	?
CLK_LPC	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.7

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAIS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.8

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.10

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.11

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.12

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
LPC_AD	LPC_55S	LPC	LPC AD<3..0>	7 19 39 41
LPC_FRAME_L	LPC_55S	LPC	LPC FRAME L	7 19 39 41
LPC_RESET_L	LPC_55S	LPC	LPC RESET L	19 25
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R	19 25
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	25 39
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	7 25 41
USB_EXTN	USB_90D	USB	USB EXTN P	18 36
	USB_90D	USB	USB EXTN N	18 36
	USB_90D	USB	USB EXTN MUXED P	36 72
	USB_90D	USB	USB EXTN MUXED N	36 72
USB_MINI	USB_90D	USB	USB MINI P	9 18
	USB_90D	USB	USB MINI N	9 18
USB_EXTD	USB_90D	USB	USB EXTD P	7 18 37
	USB_90D	USB	USB EXTD N	7 18 37
USB_CAMERA	USB_90D	USB	USB CAMERA P	7 18 37
	USB_90D	USB	USB CAMERA N	7 18 37
USB_BT	USB_90D	USB	USB BT P	7 18 34
	USB_90D	USB	USB BT N	7 18 34
USB_TPAD	USB_90D	USB	USB TPAD P	18 47 72
	USB_90D	USB	USB TPAD N	18 47 72
USB_IR	USB_90D	USB	USB IR P	
	USB_90D	USB	USB IR N	
USB_EXTR	USB_90D	USB	USB EXTB P	
	USB_90D	USB	USB EXTB N	
USB_T57	USB_90D	USB	USB T57 P	
	USB_90D	USB	USB T57 N	
USB_EXTC	USB_90D	USB	USB EXTC P	9 18
	USB_90D	USB	USB EXTC N	9 18
USB_SDCARD	USB_90D	USB	USB SDCARD P	18 38
	USB_90D	USB	USB SDCARD N	18 38
USB_WM	USB_90D	USB	USB WM P	
	USB_90D	USB	USB WM N	
MCP_USB_RBIAIS	MCP_USB_RBIAIS		MCP USB RBIAIS GND	18
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS MCP 0 CLK	19 42
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS MCP 0 DATA	19 42
(SMBUS_SMC_MGMT_SCL)	SMB_55S	SMB	SMBUS MCP 1 CLK	19 42
(SMBUS_SMC_MGMT_SDA)	SMB_55S	SMB	SMBUS MCP 1 DATA	19 42
HDA_BIT_CLK	HDA_55S	HDA	HDA BIT CLK	7 19 37
	HDA_55S	HDA	HDA BIT CLK R	19
HDA_SYNC	HDA_55S	HDA	HDA SYNC	7 19 37
	HDA_55S	HDA	HDA SYNC R	19
HDA_RST_L	HDA_55S	HDA	HDA RST R L	19
	HDA_55S	HDA	HDA RST L	7 19 37
HDA_SDIN0	HDA_55S	HDA	HDA SDIN0	7 19 37
	HDA_55S	HDA	HDA SDIN CODEC	
HDA_SDOUT	HDA_55S	HDA	HDA SDOUT	7 19 37
	HDA_55S	HDA	HDA SDOUT R	19
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP HDA PULLDN COMP	19
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK R	19 25
	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK	25 39
SPI_CLK	SPI_55S	SPI	SPI CLK R	19 41
	SPI_55S	SPI	SPI CLK	41
SPI_MOSI	SPI_55S	SPI	SPI MOSI R	19 41
	SPI_55S	SPI	SPI MOSI	41
SPI_MISO	SPI_55S	SPI	SPI MISO	19 41
SPI_CS0	SPI_55S	SPI	SPI CS0 R L	19 41
	SPI_55S	SPI	SPI CS0 L	41
	SPI_55S	SPI	SPI MLB CLK	41 48
	SPI_55S	SPI	SPI MLB MOSI	41 48
	SPI_55S	SPI	SPI MLB MISO	41 48
	SPI_55S	SPI	SPI MLB CS L	41 48
	SPI_55S	SPI	SPI ALT CLK	7 41
	SPI_55S	SPI	SPI ALT MOSI	7 41
	SPI_55S	SPI	SPI ALT MISO	7 41
	SPI_55S	SPI	SPI ALT CS L	7 41

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
MCP Constraints 2			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		103 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		69 OF 74	
IV ALL RIGHTS RESERVED			

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

SD Card Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	=3X_DIELECTRIC	?

RGMII Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M BUF0 R
	ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1
ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET_INTR_L
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO
ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC
ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET_PWRDWN_L
ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK R
	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK
	ENET_MII_55S	ENET_MII	ENET_RXD<3..0>
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<0>
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL
ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<0>
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL
	ENET_MII_55S	ENET_MII	ENET_RESET_L

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>
	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>

SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SD_DATA	SD_55S	SD_INTERFACE	SD D<4..0>
	SD_55S	SD_INTERFACE	SDCONN DATA<4..0>
	SD_55S	SD_INTERFACE	BCM57765_CR_DATA<4>
SD_DATA_B	SD_55S	SD_INTERFACE	SD D<7..5>
	SD_55S	SD_INTERFACE	SDCONN DATA<7..5>
	SD_55S	SD_INTERFACE	BCM57765_CR_DATA<7..5>
SD_CLK	SD_55S	SD_INTERFACE	SD_CLK
	SD_55S	SD_INTERFACE	SD_CLK R
	SD_55S	SD_INTERFACE	SDCONN_CLK
SD_CMD	SD_55S	SD_INTERFACE	SD_CMD
	SD_55S	SD_INTERFACE	SDCONN_CMD
	SD_55S	SD_INTERFACE	BCM57765_CR_CMD

NOTE: SD_D<7..5> are different to support BCM5764M/BCM57765 co-layout.

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
Ethernet Constraints			
		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	104 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	70 OF 74
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB 550	0300	SMBUS_SMC_A_S3_SCL	42
SMBUS_SMC_A_S3_SDA	SMB 550	0300	SMBUS_SMC_A_S3_SDA	42
SMBUS_SMC_B_S0_SCL	SMB 550	0300	SMBUS_SMC_B_S0_SCL	42
SMBUS_SMC_B_S0_SDA	SMB 550	0300	SMBUS_SMC_B_S0_SDA	42
SMBUS_SMC_O_S0_SCL	SMB 550	0300	SMBUS_SMC_O_S0_SCL	42
SMBUS_SMC_O_S0_SDA	SMB 550	0300	SMBUS_SMC_O_S0_SDA	42
SMBUS_SMC_BSA_SCL	SMB 550	0300	SMBUS_SMC_BSA_SCL	7 42
SMBUS_SMC_BSA_SDA	SMB 550	0300	SMBUS_SMC_BSA_SDA	7 42
SMBUS_SMC_MGMT_SCL	SMB 550	0300	SMBUS_SMC_MGMT_SCL	42
SMBUS_SMC_MGMT_SDA	SMB 550	0300	SMBUS_SMC_MGMT_SDA	42

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	51
	1TO1_DIFFPAIR		CHGR_CSI_N	51
	1TO1_DIFFPAIR		CHGR_CSI_R_P	51
	1TO1_DIFFPAIR		CHGR_CSI_R_N	51
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	51
	1TO1_DIFFPAIR		CHGR_CSO_N	51
	1TO1_DIFFPAIR		CHGR_CSO_R_P	44 51
	1TO1_DIFFPAIR		CHGR_CSO_R_N	44 51

D

D

C


C

B

B

A

A

SYNC_MASTER=K99_MLB		SYNC_DATE=04/08/2010	
SMC Constraints			
 Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	106 OF 110
		SHEET	71 OF 74

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=1:1_SPACING	?
THERM	*	=1:1_SPACING	?
AUDIO	*	=1:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
MEM_POWER	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_POWER	*	PWR_P2MM
MEM_CMD	MEM_POWER	*	PWR_P2MM
MEM_CTRL	MEM_POWER	*	PWR_P2MM
MEM_DATA	MEM_POWER	*	PWR_P2MM
MEM_DQS	MEM_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SD CARD READER LAYOUT RELAXATIONS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S_OVERRIDE	*	VERRIDE	=STANDARD_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE

MCP Fanout Constraint Relaxations

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	5.8 MM_OVERRIDE	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
MCP_MEM_COMP_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
MCP_MII_COMP_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
MCP_USB_RBIA_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	*	VERRIDE	VERRIDE	0.25 MM_OVERRIDE	250 MIL_OVERRIDE	VERRIDE	VERRIDE

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
(USB_EXT_A)	USB_90D	USB	USB EXT_A MUXED P
(USB_EXT_A)	USB_90D	USB	USB EXT_A MUXED N
(USB_EXT_A)	USB_90D	USB	USB LT1 P
(USB_EXT_A)	USB_90D	USB	USB LT1 N
(USB_TPAD)	USB_90D	USB	USB TPAD P
(USB_TPAD)	USB_90D	USB	USB TPAD N
(USB_TPAD)	USB_90D	USB	USB TPAD CONN P
(USB_TPAD)	USB_90D	USB	USB TPAD CONN N
SMBUS_SMC_MNET_SDA	SMB_55S	SMB	I2C SMC SMS SDA R
SMBUS_SMC_MNET_SCL	SMB_55S	SMB	I2C SMC SMS SCL R
	SMB_55S	SMB	I2C TCON SCL
	SMB_55S	SMB	I2C TCON SDA
	SMB_55S	SMB	I2C TCON SCL CONN
	SMB_55S	SMB	I2C TCON SDA CONN

Graphics Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
	DP_90D	DISPLAYPORT	DP INT ML P<1..0>
	DP_90D	DISPLAYPORT	DP INT ML N<1..0>
	DP_90D	DISPLAYPORT	DP INT ML C P<1..0>
	DP_90D	DISPLAYPORT	DP INT ML C N<1..0>
	DP_90D	DISPLAYPORT	DP INT ML F P<1..0>
	DP_90D	DISPLAYPORT	DP INT ML F N<1..0>
	DP_90D	DISPLAYPORT	DP INT AUX CH C P
	DP_90D	DISPLAYPORT	DP INT AUX CH C N
	DP_90D	DISPLAYPORT	DP INT AUX CH P
	DP_90D	DISPLAYPORT	DP INT AUX CH N
(DP_EXT_ML)	DP_90D	DISPLAYPORT	DP EXT ML P<3..0>
	DP_90D	DISPLAYPORT	DP EXT ML N<3..0>
	DP_90D	DISPLAYPORT	DP EXT ML C P<3..0>
	DP_90D	DISPLAYPORT	DP EXT ML C N<3..0>
	DP_90D	DISPLAYPORT	DP EXT ML F P<3..0>
	DP_90D	DISPLAYPORT	DP EXT ML F N<3..0>
(DP_EXT_AUX_CH)	DP_90D	DISPLAYPORT	DP EXT AUX CH C P
	DP_90D	DISPLAYPORT	DP EXT AUX CH C N

Power Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
CPHTHMSNS_D2	THERM_1T01_55S	THERM	DRAMTHMSNS D2 P
	THERM_1T01_55S	THERM	DRAMTHMSNS D2 N
CPU_THERMD	THERM_1T01_55S	THERM	CPU_THERMD P
	THERM_1T01_55S	THERM	CPU_THERMD N
MCPTHMSNS_D2	THERM_1T01_55S	THERM	MLBR THMDIODE P
	THERM_1T01_55S	THERM	MLBR THMDIODE N
MCP_THMDIODE	THERM_1T01_55S	THERM	MCP_THMDIODE P
	THERM_1T01_55S	THERM	MCP_THMDIODE N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS 1V5 S3 P
	SENSE_1T01_55S	SENSE	ISNS 1V5 S3 N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS AIRPORT P
	SENSE_1T01_55S	SENSE	ISNS AIRPORT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS CSREG P
	SENSE_1T01_55S	SENSE	ISNS CSREG N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HDD P
	SENSE_1T01_55S	SENSE	ISNS HDD N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS LCDBKLT P
	SENSE_1T01_55S	SENSE	ISNS LCDBKLT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVTT50 CS P
	SENSE_1T01_55S	SENSE	CPUVTT50 CS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	IMVP6 CS P
	SENSE_1T01_55S	SENSE	IMVP6 CS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	IMVP6 CS R P
	SENSE_1T01_55S	SENSE	IMVP6 CS R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPU VTTSENSE P
	SENSE_1T01_55S	SENSE	CPU VTTSENSE N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	MCPCORE0 VSEN P
	SENSE_1T01_55S	SENSE	MCPCORE0 VSEN N
	MEM_POWER		PP1V5R1V35 S3
	SB_POWER		PP3V3 S5
	SB_POWER		PP3V3 S0
	SB_POWER		PP1V5 S0
	GND		GND

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP_INR P
	DIFFPAIR	AUDIO	SPKRAMP_INR N
MAX98300_R	DIFFPAIR	AUDIO	MAX98300 R P
	DIFFPAIR	AUDIO	MAX98300 R N

SYNC MASTER=T27_MLB SYNC DATE=09/08/2009

PAGE TITLE: K16/K99 Specific Constraints

Apple Inc.

DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 108 OF 110 SHEET: 72 OF 74

8

7

6

5

4

3

2

1

K99 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.100 MM	0.076 MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
27P4_OHM_SE	ISL3, ISL10	Y	0.250 MM	0.250 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.250 MM	0.250 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.140 MM	0.140 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.090 MM	0.090 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.076 MM	0.076 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.155 MM	0.155 MM		0.130 MM	0.130 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.160 MM	0.160 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.109 MM	0.109 MM		0.160 MM	0.160 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.125 MM	0.125 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
75_OHM_DIFF	TOP, BOTTOM	Y	0.160 MM	0.160 MM		0.160 MM	0.160 MM
75_OHM_DIFF	ISL3, ISL10	Y	0.120 MM	0.120 MM		0.140 MM	0.140 MM
75_OHM_DIFF	ISL4, ISL9	Y	0.140 MM	0.140 MM		0.140 MM	0.140 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
95_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
95_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM
95_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
95_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL3, ISL10	Y	0.075 MM	0.075 MM		0.300 MM	0.300 MM
100_OHM_DIFF	ISL4, ISL9	Y	0.085 MM	0.085 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.28:1_SPACING	*	0.228 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V5_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
NB_STATIC	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
1.5X_DIELECTRIC	*	0.105 MM	?
5X_DIELECTRIC	*	0.350 MM	?

D

C

B

A

D

C

B

A

SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
K99 RULE DEFINITIONS			
		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	109 OF 110
		SHEET	73 OF 74

8 7 6 5 4 3 2 1

1UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0629	2	CAP, 1UF, 6.3V, 10%, 0402	C7203,C7240	CRITICAL	SS_CAP_1UF	138S0628	2	CAP, 1UF, 6.3V, 10%, 0402	C7203,C7240	CRITICAL	MU_CAP_1UF	138S0630	2	CAP, 1UF, 6.3V, 10%, 0402	C7203,C7240	CRITICAL	TY_CAP_1UF

2.2UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	TY_CAP_2_2UF
138S0632	8	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	SS_CAP_2_2UF	138S0633	8	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	MU_CAP_2_2UF	138S0634	8	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	TY_CAP_2_2UF
138S0632	12	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	SS_CAP_2_2UF	138S0633	12	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	MU_CAP_2_2UF	138S0634	12	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	TY_CAP_2_2UF
138S0632	8	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	SS_CAP_2_2UF	138S0633	8	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	MU_CAP_2_2UF	138S0634	8	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	TY_CAP_2_2UF
138S0632	9	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	SS_CAP_2_2UF	138S0633	9	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	MU_CAP_2_2UF	138S0634	9	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1245,C1246,C1247,C1248	CRITICAL	TY_CAP_2_2UF

10UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0626	1	CAP, 10UF, 6.3V, 20%, 0603	C1280	CRITICAL	SS_CAP_10UF	138S0625	1	CAP, 10UF, 6.3V, 20%, 0603	C1280	CRITICAL	MU_CAP_10UF	138S0627	1	CAP, 10UF, 6.3V, 20%, 0603	C1280	CRITICAL	TY_CAP_10UF
138S0626	8	CAP, 10UF, 6.3V, 20%, 0603	C1280,C1281,C1282,C1283,C1284,C1285,C1286,C1287	CRITICAL	SS_CAP_10UF	138S0625	8	CAP, 10UF, 6.3V, 20%, 0603	C1280,C1281,C1282,C1283,C1284,C1285,C1286,C1287	CRITICAL	MU_CAP_10UF	138S0627	8	CAP, 10UF, 6.3V, 20%, 0603	C1280,C1281,C1282,C1283,C1284,C1285,C1286,C1287	CRITICAL	TY_CAP_10UF
138S0626	8	CAP, 10UF, 6.3V, 20%, 0603	C1280,C1281,C1282,C1283,C1284,C1285,C1286,C1287	CRITICAL	SS_CAP_10UF	138S0625	8	CAP, 10UF, 6.3V, 20%, 0603	C1280,C1281,C1282,C1283,C1284,C1285,C1286,C1287	CRITICAL	MU_CAP_10UF	138S0627	8	CAP, 10UF, 6.3V, 20%, 0603	C1280,C1281,C1282,C1283,C1284,C1285,C1286,C1287	CRITICAL	TY_CAP_10UF

22UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0635	4	CAP, 22UF, 6.3V, 20%, 0603	C1220,C1221,C1222,C1223	CRITICAL	SS_CAP_22UF	138S0676	4	CAP, 22UF, 6.3V, 20%, 0603	C1220,C1221,C1222,C1223	CRITICAL	MU_CAP_22UF	138S0688	4	CAP, 22UF, 6.3V, 20%, 0603	C1220,C1221,C1222,C1223	CRITICAL	TY_CAP_22UF
138S0635	3	CAP, 22UF, 6.3V, 20%, 0603	C1220,C1221,C1222	CRITICAL	SS_CAP_22UF	138S0676	3	CAP, 22UF, 6.3V, 20%, 0603	C1220,C1221,C1222	CRITICAL	MU_CAP_22UF	138S0688	3	CAP, 22UF, 6.3V, 20%, 0603	C1220,C1221,C1222	CRITICAL	TY_CAP_22UF
138S0635	5	CAP, 22UF, 6.3V, 20%, 0603	C1220,C1221,C1222,C1223,C1224	CRITICAL	SS_CAP_22UF	138S0676	5	CAP, 22UF, 6.3V, 20%, 0603	C1220,C1221,C1222,C1223,C1224	CRITICAL	MU_CAP_22UF	138S0688	5	CAP, 22UF, 6.3V, 20%, 0603	C1220,C1221,C1222,C1223,C1224	CRITICAL	TY_CAP_22UF

SYNC MASTER=K16 MLB SYNC DATE=06/01/2010

Acoustic Cap BOM Config Tables

Apple Inc.

DRAWING NUMBER: 051-8467 SIZE: D

REVISION: 3.3.0

BRANCH:

PAGE: 110 OF 110

SHEET: 74 OF 74

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1