

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# SCHEMATIC, Folsten\_MBP17

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
B		738810	Production Release		
				DATE	DATE
				6/19/09	6/19/09


06/15/09

Page	Contents	Sync	Date
1	Table of Contents	K20_MLB	04/01/2008
2	System Block Diagram	M98_MLB	04/01/2008
3	Power Block Diagram	RXU_K20	07/24/2008
4	Revision History	NA	NA
5	BOM Configuration	K20A_MLB	04/01/2008
6	JTAG Scan Chain	BEN_K20	07/11/2008
7	Functional / ICT Test	K20_MLB	09/24/2008
8	Power Aliases	RXU_K20	05/07/2008
9	Signal Aliases	K20_MLB	09/24/2008
10	CPU FSB	M98_MLB	04/01/2008
11	CPU Power & Ground	M98_MLB	04/01/2008
12	CPU Decoupling & VID	M98_MLB	04/01/2008
13	eXtended Debug Port(MiniXDP)	M98_MLB	04/01/2008
14	MCP CPU Interface	T18_MLB	06/06/2008
15	MCP Memory Interface	T18_MLB	06/06/2008
16	MCP Memory Misc	T18_MLB	06/06/2008
17	MCP PCIe Interfaces	T18_MLB	06/06/2008
18	MCP Ethernet & Graphics	T18_MLB	06/06/2008
19	MCP PCI & LPC	T18_MLB	06/06/2008
20	MCP SATA & USB	T18_MLB	06/06/2008
21	MCP HDA & MISC	T18_MLB	06/06/2008
22	MCP Power & Ground	T18_MLB	06/06/2008
23	MCP Standard Decoupling	M98_MLB	04/01/2008
24	MCP Graphics Support	M98_MLB	04/01/2008
25	SB Misc	M98_MLB	05/01/2008
26	FSB/DDR3/FRAMBUF Vref Margining	BEN_K20	10/15/2008
27	DDR3 SO-DIMM Connector A	BEN_K20	06/10/2008
28	DDR3 SO-DIMM Connector B	BEN_K20	07/14/2008
29	DDR3 Support	M98_MLB	04/01/2008
30	Right Clutch Connector	M98_MLB	05/01/2008
31	ExpressCard Connector	BEN_K20	10/15/2008
32	Ethernet PHY (RTL8211CL)	SUMA_K20	07/22/2008
33	Ethernet & AirPort Support	SUMA_K20	07/15/2008
34	Ethernet Connector	SUMA_K20	07/15/2008
35	FireWire LLC/PHY (FW643)	M98_MLB	04/01/2008
36	FireWire Port Power	YMU_K20	05/28/2008
37	FireWire Ports	M98_MLB	07/14/2008
38	SATA Connectors	M98_MLB	05/01/2008
39	External USB Connectors	M98_MLB	07/14/2008
40	Front Flex Support	CHANG_K20	07/18/2008
41	SMC	T18_MLB	06/06/2008
42	SMC Support	M98_MLB	05/01/2008
43	LPC+SPI Debug Connector	CHANG_K20	05/28/2008
44	K20 SMBUS CONNECTIONS	BEN_K20	07/22/2008
45	Current & Voltage Sensing	YMU_K20	08/20/2008

Page	Contents	Sync	Date
46	Current Sensing	YMU_K20	08/12/2008
47	Thermal Sensors	YMU_K20	05/28/2008
48	Fan Connectors	M98_MLB	04/01/2008
49	WELLSPRING 1	YMA_K20	05/19/2008
50	WELLSPRING 2	K20_MLB	09/24/2008
51	Sudden Motion Sensor (SMS)	YMU_K20	06/17/2008
52	SPI ROM	M98_MLB	05/01/2008
53	AUDIO:CODEC	AUDIO_K20	09/29/2008
54	AUDIO: LINE IN	AUDIO_K20	09/29/2008
55	AUDIO: HEADPHONE AMP	AUDIO_K20	09/29/2008
56	AUDIO:SPEAKER AMP	AUDIO_K20	09/29/2008
57	AUDIO: JACKS	AUDIO_K20	09/29/2008
58	AUDIO: JACK TRANSLATORS	AUDIO_K20	09/29/2008
59	DC-In & Battery Connectors	RXU_K20	05/21/2008
60	PBus Supply & Battery Charger	RXU_K20	05/21/2008
61	IMVP6 CPU VCore Regulator	RXU_K20	05/21/2008
62	5V / 3.3V Power Supply	RXU_K20	05/21/2008
63	1.5V DDR3 Supply	RXU_K20	05/21/2008
64	5V_S0 / MCP CORE REGULATOR	RXU_K20	05/21/2008
65	CPU VIT Power Supply	RXU_K20	05/21/2008
66	Misc Power Supplies	RXU_K20	05/21/2008
67	Power Control	YMA_K20	09/09/2008
68	Power FETs	YMA_K20	05/19/2008
69	NV G96 PCI-E	M98_MLB	04/01/2008
70	NV G96 CORE/FB POWER	M98_MLB	04/01/2008
71	NV G96 FRAME BUFFER I/F	K20_MLB	09/24/2008
72	GDDR3 Frame Buffer A (Bottom)	M98_MLB	04/01/2008
73	GDDR3 Frame Buffer B (Bottom)	M98_MLB	04/01/2008
74	NV G96 GPIO/MIO/MISC	K20_MLB	09/24/2008
75	G96 GPIOs & Straps	M98_MLB	05/12/2008
76	NV G96 Video Interfaces	K20_MLB	09/24/2008
77	GPU (G96) CORE SUPPLY	RXU_K20	05/21/2008
78	LVDS Display Connector	M98_MLB	07/14/2008
79	GDDR3 Frame Buffer A (Top)	M99_MLB	04/04/2008
80	GDDR3 Frame Buffer B (Top)	M98_MLB	11/01/2007
81	Muxed Graphics Support	M98_MLB	05/01/2008
82	DisplayPort Connector	K20_MLB	09/24/2008
83	1.1V / 1V8 FB Power Supply	RXU_K20	05/21/2008
84	Graphics MUX (GMUX)	T18_MXGMUX	02/13/2008
85	LCD BACKLIGHT DRIVER	KIRAN_K20	03/19/2009
86	LCD Backlight Support	YLER_K20	07/18/2008
87	Misc Power Supplies	RXU_K20	05/07/2008
88	CPU/FSB Constraints	M98_MLB	04/01/2008
89	Memory Constraints	M98_MLB	04/01/2008
90	MCP Constraints 1	M98_MLB	04/01/2008

Page	Contents	Sync	Date
91	MCP Constraints 2	M98_MLB	04/01/2008
92	Ethernet Constraints	M98_MLB	04/01/2008
93	FireWire Constraints	M98_MLB	04/01/2008
94	SMC Constraints	M98_MLB	04/01/2008
95	GPU (G96) Constraints	M98_MLB	05/01/2008
96	Project Specific Constraints	M98_MLB	04/01/2008
97	PCB Rule Definitions	M98_MLB	04/01/2008
98	PROJECT SPECIFIC CONNS	N/A	N/A

DIMENSIONS ARE IN MILLIMETERS		METRIC		<b>APPLE INC.</b>	
XX : _____	_____	WRAPPER	DESIGN CR	<b>NOTICE OF PROPRIETARY PROPERTY</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		<b>SCHEM, Folsten, MBP17</b>	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE			
		SIZE <b>D</b>		REV. <b>B</b> SHEET <b>1</b> OF <b>98</b>	



**System Block Diagram**

SYNC\_MASTER=M98\_MLB      SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE: <b>D</b>	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 2	OF: 98

# "Folsten" POWER SYSTEM ARCHITECTURE



Power Block Diagram  
 SYNC\_MASTER=RXU\_K20 SYNC\_DATE=07/24/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	SHEET		REV.
	NONE	3	OF	98

8

7

6

5

4

3

2

1

PVT:


03/24/09  
 csa.5: Project copied from K20 mlb\_pvt.  
       Changed CPU APNs for 2.8 and 3.06GHz CPUs.  
       Changed BOM and EEE codes for K20A.  
 csa.45: Connected =PP1V5\_EXP\_S0 to J4501.13 for SATA redriver on flex.  
 03/25/09  
 csa.9: Added FBUS VS 5V voltage selection resistors for keyboard backlight driver.  
 03/27/09  
 csa.90: Added 1000pF cap to the backlight power pin for EMI baseline noise.  
 03/30/09  
 csa.5: Changed the bom option to KBDLED\_5V per radar# 6723272.  
 03/31/09  
 csa.1: Changed rev to 1.0.0  
 04/09/09  
 csa.70: No stuff C7099 per radar# 6772695.  
 04/29/09  
 Production Release Fab to rev A  
 csa.5: Changed K20A EFI ROM APN 341S2507 ( BOM change only )  
 05/05/09  
 Added 128S0264 (SANYO) as alternate to 128S0257 (KEMET ELEC) per Radar# 6656624.  
 06/15/09  
 Added 107S0136 (DALE/VISHAY) as alternate to 107S0132 (CYNTEC) per Radar# 6971400.  
 For U7871 P/N 353S2718 is made primary. P/N 353S2310 is added back as alternate.  
 For U6100 Locked Bootrom P/N 341S2506 replaces existing Unlock Bootrom P/N 341S2507.

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Revision History	
SYNC_MASTER=NA	SYNC_DATE=NA
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-8071	REV. B
	SCALE NONE	SHEET 4	OF 98

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0172	PCBA,BEST,2.8,512SAM_VRAM,K20A	K20A_COMMON,EEE_9EH,CPU_2_80GHZ,FB_512_SAMSUNG
639-0173	PCBA,BEST,3.06,512SAM_VRAM,K20A	K20A_COMMON,EEE_9EK,CPU_3_06GHZ,FB_512_SAMSUNG
639-0174	PCBA,BEST,2.8,512HYN_VRAM,K20A	K20A_COMMON,EEE_9EL,CPU_2_80GHZ,FB_512_HYNIX
639-0175	PCBA,BEST,3.06,512HYN_VRAM,K20A	K20A_COMMON,EEE_9EM,CPU_3_06GHZ,FB_512_HYNIX

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0476	152S0276		ALL	Inductor alternate
353S1681	353S1294		ALL	TI alt to National
138S0603	138S0602		ALL	Murata alt to Samsung
152S0684	152S0368		ALL	Maglayers alt to Dale/Vishay
104S0023	104S0018		ALL	Cytec alt to sense resistor
104S0024	104S0017		ALL	Panasonic alt to FW resistor
341S2367	341S2366		ALL	Macromix alt to SST
152S0876	152S0782		ALL	Maglayers alt to Delta
157S0058	157S0055		ALL	Delta alt to TDK Magnetics
514-0612	514-0607		ALL	FUSLINK ALT TO FOXCONN SCVR
514-0613	514-0608		ALL	FUSLINK ALT TO FOXCONN SCVR
152S0684	152S0421		ALL	80G LAYERS ALT TO VISHAY
152S0896	152S0518		ALL	80G LAYERS ALT TO CYTEC
152S0915	152S0796		ALL	80G LAYERS ALT TO CYTEC
155S0457	155S0329		ALL	80G LAYERS ALT TO MURATA
128S0264	128S0257		ALL	SARTO ALT TO KENET ELEC.
107S0136	107S0132		ALL	EMLA/VISHAY ALT TO CYTEC
353S2310	353S2718		ALL	INTERNAL COMMON TO K24/K19

Folsten BOM GROUPS

BOM GROUP	BOM OPTIONS
K20A_COMMON	ALTERNATE,COMMON,K20A_COMMON1,K20A_COMMON2,K20A_DEBUG,K20A_PROGPARTS
K20A_COMMON1	ONWIRE_PU,ISL6258,MEMRESET_HW,MEMRESET_MCP,MCP_B03,MCP_PROD,MCPSEQ_SMC,BMON_PROD,MCP_CS1_NO,FW_LVG_NEW,PROD_DIGSMS,TPDT_DEBOUNCE,KBDLED_5V
K20A_COMMON2	BOOT_MODE_USER,GPUVID_1P00V,MUXGFX,DPMUX_EN_S0,DP_ESD,EG_PWRSEQ_GMUX,DP_CA_DET_EG_PLD,BKLT_PLL_NOT,GMUX_IV8
K20A_DEBUG	SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN
K20A_PROGPARTS	GMUX_PROG,BOOTROM_PROG,SMC_PROG,TPAD_PROG

BOM GROUP	BOM OPTIONS
FB_1024_SAMSUNG	VRAM8,VRAM_1024_SAMSUNG
FB_512_SAMSUNG	VRAM4,VRAM_512_SAMSUNG
FB_512_HYNIX	VRAM4,VRAM_512_HYNIX

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9EH]	CRITICAL	EEE_9EH
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9EK]	CRITICAL	EEE_9EK
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9EL]	CRITICAL	EEE_9EL
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9EM]	CRITICAL	EEE_9EM

Module Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0737	1	IC,ASSP,GPU,REV 096-QS,VLOWLEAD,82A969,LP	U8000	CRITICAL	
338S0694	1	IC,RTL8281CA-VB-QR,GIGE TRANSDUCER,48P LQFP	U3700	CRITICAL	
338S0654	1	IC,PWR43-R,13948 PWR/ON/OFF,1396 PCT-R,12	U4100	CRITICAL	
338S0710	1	IC,MCP79XT-R3,35X35MM,BGA1437	U1400	CRITICAL	MCP_B03
338S0563	1	IC,SMC,HSB/2117,9MMX9MM,TLP	U4900	CRITICAL	SMC_BLANK
341S2355	1	IC,SMC,DEVELOPMENT,K20	U4900	CRITICAL	SMC_PROG
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,80MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2506	1	IC,LOCKED EFI ROM,K20A	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	IR,ENCODER II,CY7C63833-LPXC	U4800	CRITICAL	
341S2383	1	IC,PSOC +W/USB,56PIN,MLP,M98	U5701	CRITICAL	TPAD_PROG
337S3744	1	IC,PDC,EL200,FRQ,1.00,100,1000,80,66,60A	U1000	CRITICAL	CPU_3_06GHZ
337S3682	1	IC,PDC,EL200,FRQ,2.80,100,1000,80,66,60A	U1000	CRITICAL	CPU_2_80GHZ
333S0481	4	IC,SDRAM,GDDR3,32MX32,90MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_SAMSUNG
333S0481	8	IC,SDRAM,GDDR3,32MX32,90MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_1024_SAMSUNG
333S0506	4	IC,SDRAM,GDDR3,32MX32,90MHZ,TIVA,HP	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_HYNIX

BOM Configuration

SYNC\_MASTER=K20A\_MLB SYNC\_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SCALE	SHEET	OF	REV.
NONE	5	98	B





1.05V TO 3.3V LEVEL TRANSLATOR (M98: ON ICT FIXTURE)




**JTAG Scan Chain**  
 SYNC\_MASTER=BEN\_K20 SYNC\_DATE=07/11/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	98
NONE	6		


Functional Test Points




ICT Test Points



NC NO\_TESTS




NC NO\_TESTS




Functional / ICT Test
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART
DRAWING NUMBER: 051-8071
REV: B
SCALE: NONE
SHEET: 7 OF 98


**"G3Hot" (Always-Present) Rails**




**3.3V-2.5V Rails**



**1.8V/DDR 1.5V Rails**



**"FW" (FireWire) Rails**



**Power Aliases**

SYNC\_MASTER=RXU\_K20      SYNC\_DATE=05/07/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING NUMBER <b>D</b>	REV. <b>B</b>
SCALE NONE	SHEET 8 OF 98






Thermal Module Holes




Frame Holes



Extra FSB Pull-ups

Exist in MRB but not Intel designs. Here for CYA. If found to be necessary, will move to pagel4.csa



Bosses for Flex Protector Bracket







Table of CPU signals, GPU signals, and GMUX ALIASES with their respective pin numbers and connections.


Table of USB and MEM signals including TP USB EXTDP, TP USB EXTDN, TP USB MINIP, TP USB MININ, TP MEM A A<15>, TP MEM B A<15>, TP CPU PECI MCP, TP LVDS IG B CLKP, TP LVDS IG B CLKN, and TP LVDS IG BKL PNM.

Table of LVDS signals including NC LVDS IG A DATAP<3>, NC LVDS IG A DATAN<3>, NC LVDS IG B DATAP<3>, and NC LVDS IG B DATAN<3>.


Table of AUDIO ALIASES including HDA BITCLK, PP5V S3 AUDIO PWR, PP5V S3 AUDIO AMP, and AUD\_IPHS\_SWITCH\_EN.



MCP79 PCIe PRSNT# Straps



Digital Ground




Signal Aliases

SYNC\_MASTER=K20\_MLB SYNC\_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing information including APPLE INC., DRAWING NUMBER D 051-8071, and SCALE NONE.




LAYOUT NOTE:  
 COMP0,2 CONNECT WITH Z0=27.4OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".  
 COMP1,3 CONNECT WITH Z0=55OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".

PLACE C1000 CLOSE TO CPU\_TEST4  
 PIN. MAKE SURE CPU\_TEST4 IS  
 REFERENCED TO GND

PLACEMENT\_NOTE=Place R1024 near ITP connector (if present)

**CPU FSB**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	SHEET	OF	REV.
	NONE	10	98	B



(CPU CORE POWER)  
=PPVCORE\_S0\_CPU # 11 12 45

**Standard Voltage:**  
44.0 A (Design Target)  
41.0 A (HFM)  
30.4 A (LFM)  
25.5 A (SuperLFM)  
27.4 A (Auto-Halt/Stop-Grant HFM)  
17.0 A (Auto-Halt/Stop-Grant SuperLFM)  
27.4 A (Sleep HFM)  
16.8 A (Sleep SuperLFM)  
25.0 A (Deep Sleep HFM)  
16.0 A (Deep Sleep SuperLFM)  
11.5 A (Deeper Sleep)  
9.4 A (Enhanced Deeper Sleep)

**Low Voltage:**  
23.0 A (Design Target)  
21.0 A (HFM)  
18.7 A (LFM)  
TBD A (SuperLFM)  
TBD A (Auto-Halt/Stop-Grant HFM)  
TBD A (Auto-Halt/Stop-Grant SuperLFM)  
TBD A (Sleep HFM)  
TBD A (Sleep SuperLFM)  
TBD A (Deep Sleep HFM)  
TBD A (Deep Sleep SuperLFM)  
TBD A (Deeper Sleep)  
TBD A (Enhanced Deeper Sleep)


**Ultra Low Voltage:**  
17.0 A (Design Target)  
TBD A (HFM)  
TBD A (LFM)  
TBD A (Auto-Halt/Stop-Grant HFM)  
TBD A (Auto-Halt/Stop-Grant LFM)  
TBD A (Sleep HFM)  
TBD A (Sleep LFM)  
TBD A (Deep Sleep HFM)  
TBD A (Deep Sleep LFM)  
TBD A (Deeper Sleep)  
TBD A (Enhanced Deeper Sleep)

(CPU IO POWER 1.05V)  
=PP1V05\_S0\_CPU # 4 8 10 12 13 41  
4500 mA (before VCC stable)  
2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)  
=PP1V5\_S0\_CPU # 12  
130 mA

VID0 AD6 CPU VID<0>  
VID1 AF5 CPU VID<1>  
VID2 AE5 CPU VID<2>  
VID3 AF4 CPU VID<3>  
VID4 AE3 CPU VID<4>  
VID5 AF3 CPU VID<5>  
VID6 AE2 CPU VID<6>

VCCSENSE AF7 CPU VCCSENSE P  
VSSSENSE AE7 CPU VCCSENSE N



**CPU Power & Ground**  
SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	11 OF 98

Current numbers from Merom for Santa Rosa EMTS, doc #22221.

D

D

C

C


B

B


A

A


CPU VCORE HF AND BULK DECOUPLING



VCCP (CPU I/O) DECOUPLING



VCCA (CPU AVdd) DECOUPLING




**CPU Decoupling & VID**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 12	OF: 98

### Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0620 adapter board to support CPU, MCP debugging.


### MCP79-specific pinout



← Direction of XDP module  
Please avoid any obstructions  
on even-numbered side of J1300

eXtended Debug Port (MiniXDP)  
SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	13 OF 98




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP CPU Interface  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-8071	B
	SHEET	OF	
	14	98	



MCP Memory Interface

SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: DRAWING NUMBER: D	REV.: B
	SCALE: NONE	SHEET: 15 OF 98



www.laptopchips.com

**MCP Memory Misc**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	16 OF 98



D

D

C

C

B


B

A

A

OMIT  
U1400  
MCP79-TOPO-B  
BGA  
(5 OF 11)


PCI EXPRESS



=PP1V05\_S0\_MCP\_PEX\_DVDD0  
57 mA (A01, DVDD0 & 1)  
Minimum 1.025V for Gen2 support

=PP1V05\_S0\_MCP\_PEX\_DVDD1  
84 mA (A01)


=PP1V05\_S0\_MCP\_PLL\_PEX  
84 mA (A01)



If PEG0 interface is not used, ground DVDD0\_PEX and AVDD0\_PEX.  
If PEG1 interface is not used, ground DVDD1\_PEX and AVDD1\_PEX.

**MCP PCIe Interfaces**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.  
 DRAWING NUMBER: 051-8071  
 SCALE: NONE SHEET: 17 OF 98



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: \_\_\_\_\_  
 Okay to float all RGB\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

TV DAC Disable: \_\_\_\_\_  
 Okay to float all TV\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP\_IG\_CA\_DET if DP not used.  
 NOTE: 20K pull-down required on DP\_HPD\_DET.  
 NOTE: 1K pull-down required on DP\_IG\_AUX\_CH\_N if DP is used.  
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD\_IPFX at 1.8V  
 Dual-channel TMDS: Power +VDD\_IPFX at 3.3V

GPIOs 57-59 (if LCD panel is used):  
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.


=DVI\_HPD\_GMUX\_INT:  
 Alias to DVI\_HPD for systems using IFP for DVI.  
 Alias to GMUX\_INT for systems with GMUX.  
 Alias to HPLUG\_DET2 for other systems.  
 Pull-down (20k) required in all cases.

**MCP Ethernet & Graphics**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE	DRAWING NUMBER	REV.
NONE	D 051-8071	B
SHEET	18	OF 98



**MCP PCI & LPC**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE: <b>D</b>	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 19	OF: 98



If all SATA\_Ax & Bx pins are not used, ground DVDD0\_SATA and AVDD0\_SATA.  
 If all SATA\_Cx pins are not used, ground DVDD1\_SATA and AVDD1\_SATA.

**MCP SATA & USB**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	98
NONE	20		



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI\_CS0\_L, SPI1 = SPI\_CS1\_L  
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC\_FRAME# high for SPI1 ROM override.  
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.  
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF\_SIO\_CLK Frequency



Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.


HDA Output Caps  
 For EMI Reduction on HDA interface



MCP HDA & MISC  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.  
 DRAWING NUMBER: 051-8071  
 SCALE: NONE SHEET: 21 OF 98

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



45 23 8 =PPVCORE\_S0\_MCP  
 23065 mA (A01, 1.2V)  
 16996 mA (A01, 1.0V)


25 21 PP3V3 G3 RTC  
 10 uA (G3)  
 80 uA (S0)

POWER

**MCP Power & Ground**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-8071	B
	SHT	OF	
	22	98	

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).




www.laptop-schematics.com

**MCP Standard Decoupling**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHEET	23 OF 98


Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



18	TP MCP RGB RED	==	NC MCP RGB RED	NO_TEST-TRUE
18	TP MCP RGB GREEN	==	NC MCP RGB GREEN	NO_TEST-TRUE
18	TP MCP RGB BLUE	==	NC MCP RGB BLUE	NO_TEST-TRUE
18	TP MCP RGB HSYNC	==	NC MCP RGB HSYNC	NO_TEST-TRUE
18	TP MCP RGB VSYNC	==	NC MCP RGB VSYNC	NO_TEST-TRUE
90 18	CRT IG R C PR	==	NC CRT IG R C PR	NO_TEST-TRUE
90 18	CRT IG G Y Y	==	NC CRT IG G Y Y	NO_TEST-TRUE
90 18	CRT IG B COMP PB	==	NC CRT IG B COMP PB	NO_TEST-TRUE
90 18	CRT IG HSYNC	==	NC CRT IG HSYNC	NO_TEST-TRUE
90 18	CRT IG VSYNC	==	NC CRT IG VSYNC	NO_TEST-TRUE
18	TP MCP RGB DAC RSET	==	NC MCP RGB DAC RSET	NO_TEST-TRUE
18	TP MCP RGB DAC VREF	==	NC MCP RGB DAC VREF	NO_TEST-TRUE
90 18	MCP TV DAC RSET	==	NC MCP TV DAC RSET	NO_TEST-TRUE
90 18	MCP TV DAC VREF	==	NC MCP TV DAC VREF	NO_TEST-TRUE
18	MCP CLK27M XTALIN	==	NC MCP CLK27M XTALIN	NO_TEST-TRUE
18	MCP CLK27M XTALOUT	==	NC MCP CLK27M XTALOUT	NO_TEST-TRUE

### HDCP ROM

WF: Open question on which package option(s) nVidia can support.



MCP Graphics Support

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	SHT	OF	REV.
	NONE	24	98	B




### RTC Power Sources




### Platform Reset Connections


#### LPC Reset (Unbuffered)




#### PCIE Reset (Unbuffered)




### RTC Crystal



### MCP 25MHz Crystal




### MCP S0 PWRGD & CPU\_VLD



MCPSEQ\_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.  
MCPSEQ\_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.  
SMC 99ms delay from ALL\_SYS\_PWRGD to IMVP\_VR\_ON plus IMVP6 delay for VR\_PWRGOOD\_DELAY should guarantee CPU\_VLD does not go high before CPUVDD\_EN (which is 40-100ms after PS\_PWRGD assertion).  
NOTE: If CPU\_VLD deasserts during S0 MCP79 will take system to S5 immediately.

### Reset Button



### SB Misc

SYNC\_MASTER=M98\_MLB SYNC\_DATE=05/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	25 OF 98

Page Notes


Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PP3V3\_S5\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
 - =T2C\_VREFDACS\_SCL  
 - =T2C\_VREFDACS\_SDA  
 - =T2C\_PCA9557D\_SCL  
 - =T2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMRGN  
 NO\_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF	FRAME BUFFER VREF
DAC channel	A	B	A	B	D	
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55	0xFF
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-59.04 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA	51.15 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	1.248 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	1.042 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.426 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	1.5 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FREAMEBUF Vref Margining  
 SYNC\_MASTER=BEN\_K20 SYNC\_DATE=10/15/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE: NONE SHEET: 26 OF 98

DRAWING NUMBER: 051-8071


Page Notes

Power aliases required by this page:  
 - PPIV5\_S0\_MEM\_A  
 - PPIV5\_S3\_MEM\_A  
 - PPOV75\_S0\_MEM\_VTT\_A  
 - PPSD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
 - I2C\_S0DIMM\_SCL  
 - I2C\_S0DIMM\_SDA

SDM options provided by this page:  
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



"Factory" (top) slot

DDR3 SO-DIMM Connector A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER: 051-8071

SCALE: NONE

SHEET: 27 OF 98


Page Notes

Power aliases required by this page:  
 ->PP1V5\_S0\_MEM\_B  
 ->PP1V5\_S3\_MEM\_B  
 ->PP0V75\_S0\_MEM\_VTT\_B  
 ->PP0V75\_S3\_MEM\_VTT\_B  
 ->PP0V75\_S0\_MEM\_B (2.5 - 3.3V)  
 ->PP0V75\_S3\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:  
 ->I2C\_S0D3MMB\_SCL  
 ->I2C\_S0D3MMB\_SDA

SDM options provided by this page:  
 (None)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B

SYMC\_MASTER=MEM\_B20 SYMC\_DATE=07/14/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

SCALE	DRAWING NUMBER	REV.
NONE	D 051-8071	B
SHEET	28	OF 98

www.laptop-schematics.com

### DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.




www.laptop-schematics.com

www.laptop-schematics.com

DDR3 Support  
SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	29	98	



**Right Clutch Connector**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=05/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	NONE		REV.	B
	DRAWING NUMBER	051-8071		REV.	B
SCALE		SHEET		OF	
NONE		30		98	

# EXPRESSCARD/34 FLEX CONNECTOR



## ExpressCard Connector

SYNC\_MASTER=BEN\_K20 SYNC\_DATE=10/15/2008

### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SCALE DRAWING NUMBER REV.

D	051-8071	B
NONE	31	98



=PP3V3\_ENET\_PHY  
 (43mA typ - 1000base-T)  
 (19mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

=PP1V05\_ENET\_PHY  
 (221mA typ - 1000base-T)  
 (7mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3\_ENET\_PHY for internal switcher.  
 Alias to GND for external 1.05V supply.

=PP3V3\_ENET\_PHY\_VDDREG  
 If internal switcher is used, must place 1x 22uF &  
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.  
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

=RTL8211\_REGOUT  
 If internal switcher is used, must place inductor within 5mm  
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.  
 If internal switcher is not used, VDDREG and REGOUT can float.

PLACE R3796 CLOSE TO U1400, PIN D24

C3790 reserved for EMI  
 per Realtek request.  
 C3790 should be placed close to U3700.19

Configuration Settings:  
 PHYAD = 01 (PHY Address 00001)  
 AN[1:0] = 11 (Full auto-negotiation)  
 RXDLY = 0 (RXCLK transitions with data)  
 TXDLY = 0 (No TXCLK Delay)

Ethernet PHY (RTL8211CL)  
 SYNC\_MASTER=SUMA\_K20 SYNC\_DATE=07/22/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SCALE	SHT	OF	REV.
	NONE	32	98	B



### 3.3V ENET FET

@ 2.5V Vgs:  
 Rds(on) = 90mOhm max  
 I(max) = 1.7A (85C)

CRITICAL  
 Q3810  
 NTR4101P  
 80C-23-HP




MOBILE:  
 Recommend aliasing PM\_SLP\_RMGT\_L and =P3V3ENET\_EN. Nets separated on ARB for alternate power options.


### WLAN Enable Generation

"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.




### 1.05V ENET FET



Non-ARB:  
 Recommend aliasing PM\_SLP\_RMGT\_L and =P1V05ENET\_EN. Nets separated on ARB for alternate power options.

### RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



### Ethernet & AirPort Support

SYNC\_MASTER=SUMA\_K20 SYNC\_DATE=07/15/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	33	98

Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0636	1	CONN, RJ45, HB, 10/100TX	J3900	CRITICAL	

**Ethernet Connector**


SYNC\_MASTER=SUMA\_K20 SYNC\_DATE=07/15/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	34	98	



PLACEMENT\_NOTE=Place C4170 close to U1400  
 PLACEMENT\_NOTE=Place C4171 close to U1400

C4170: 12V 16V PCIE FW R2D C N 17 90  
 0.1UF XSR 402

C4171: 12V 16V PCIE FW R2D C P 17 90  
 0.1UF XSR 402

C4175: 12V 16V PCIE FW D2R N 17 90  
 0.1UF XSR 402

C4176: 12V 16V PCIE FW D2R P 17 90  
 0.1UF XSR 402

PLACEMENT\_NOTE=Place C4175 close to U4000  
 PLACEMENT\_NOTE=Place C4176 close to U4000

**FireWire LLC/PHY (FW643)**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	OF 98


# Page Notes

Power aliases required by this page:  
 - =PPBUS\_S5\_FWPWRSW (system supply for bus power)  
 - =PP3V3\_FW\_LATEVG\_ACTIVE  
 - =PPVP\_FW\_SUMNODE (power passthru summation node)



Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - FW\_PORT\_FAULT\_PU

## FireWire Port Power Switch



## Late-VG Event Detection




## FireWire Port Power

SYNC\_MASTER=YWU\_K20 SYNC\_DATE=05/28/2008

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	36	98

Page Notes

Power aliases required by this page:  
 - =PPVP\_FW\_PORT1  
 - =PP3V3\_FW\_LATEVG

Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:  
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



FireWire PHY Config Straps

Configures PHY for:  
 - 1-port Portable Power Class (0)  
 - Port "1" Bilingual (1394B)




Termination

Place close to FireWire PHY



Cable Power

Late-VG Protection Power



FireWire Ports

SYNC\_MASTER=M98\_MLB SYNC\_DATE=07/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SIZE DRAWING NUMBER REV.  
 D 051-8071 B

SCALE SHEET OF 98  
 NONE 37

ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.

www.laptop-schematics.com




SATA ODD Port

www.laptop-schematics.com



SATA HDD Port

www.laptop-schematics.com




**SATA Connectors**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=05/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D DRAWING NUMBER: 051-8071 SCALE: NONE	REV. B SHEET 38 OF 98
------------	--	--------------------------

Port Power Switch

Left USB Port A




We can add protection to 5V if we want, but leaving NC for now  
Place L4600 and L4605 at connector pin

**External USB Connectors**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=07/14/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0638	2	CONN, RCPT, USB, HB, 4P	J4600, J4610	CRITICAL	


APPLE INC.

SCALE	SHEET	OF	REV.
NONE	39	98	B





Front Flex Support  
 SYNC\_MASTER=CHANG\_K20 SYNC\_DATE=07/18/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE: D	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 40	OF: 98



NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SMC\_PB3:  
SMC\_IG\_THROTTLE\_L for MG systems.  
Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)



PLACEMENT\_NOTE=Place R4999 close to U4900 pins N14,N15  
PLACEMENT\_NOTE=Place C4920 close to U4900 pins N14,N15

NOTE: P94 and P95 are shorted, P95 could be spare.


NOTE: SMS interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.

SMC  
SYNC\_MASTER=T18\_MLB  
SYNC\_DATE=06/06/2008  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

DRAWING NUMBER: 051-8071  
SCALE: NONE  
SHEET: 41 OF 98

SMC Reset "Button" / Brownout Detect




SMC FSB to 3.3V Level Shifting




41 _SMC_FAN_2_CTL	==	NC_SMC_FAN_2_CTL	7
41 _SMC_FAN_2_TACH	==	NC_SMC_FAN_2_TACH	7
41 _SMC_FAN_3_CTL	==	NC_SMC_FAN_3_CTL	7
41 _SMC_FAN_3_TACH	==	NC_SMC_FAN_3_TACH	7
41 _ESTARLDO_EN	==	NC_ESTARLDO_EN	7
59 42 41 _SMC_RC_ACK	==	CHRG_ACK	60
41 _ALS_LEFT	==	SMC_MCP_VSENSE	45
41 _ALS_RIGHT	==	SMC_CPU_HI_ISENSE	45
41 _SMC_NB_CORE_ISENSE	==	SMC_MCP_CORE_ISENSE	46
41 _SMC_NB_DDR_ISENSE	==	SMC_MCP_DDR_ISENSE	46
41 _SMC_NB_MISC_ISENSE	==	SMC_CPU_FSB_ISENSE	46
41 _SMC_ANALOG_ID	==	SMC_GPU_1VB_ISENSE	46
41 _SMC_P24	==	TP_SMC_P24	
41 _SMC_P26	==	SMC_BMON_MUX_SEL	45
41 _SMC_P41	==	TP_SMC_P41	7
41 _ALS_GAIN	==	NC_ALS_GAIN	7
41 _SMC_PB3	==	SMC_TG_THROTTLE_L	21
41 _SMC_RSTGATE_L	==	TP_SMC_RSTGATE_L	


SMC AVREF Supply





SMC Crystal Circuit



Debug Power "Button"



System (Sleep) LED Circuit



41 _SMC_P24	R5095	10K	5%	1/16W	MP-LP	402
41 _SMC_P26	R5092	100K	1%	1/16W	MP-LP	402
41 _SMC_P41	R5091	100K	1%	1/16W	MP-LP	402
49 42 41 7 _SMC_ONOFF_L	R5070	10K	1%	1/16W	MP-LP	402
49 41 40 _SMC_LID	R5071	100K	1%	1/16W	MP-LP	402
41 _SMC_P82	R5072	10K	1%	1/16W	MP-LP	402
43 41 39 7 _SMC_TX_L	R5073	10K	1%	1/16W	MP-LP	402
43 41 39 7 _SMC_RX_L	R5074	100K	1%	1/16W	MP-LP	402
59 41 _SYS_ONWIRE	R5075	2.0K	1%	1/16W	MP-LP	402
59 41 40 _SMC_BS_ALERT_L	R5076	100K	1%	1/16W	MP-LP	402
43 41 7 _SMC_TMS	R5077	10K	1%	1/16W	MP-LP	402
43 41 7 _SMC_P82	R5078	10K	1%	1/16W	MP-LP	402
43 41 7 _SMC_TDI	R5079	10K	1%	1/16W	MP-LP	402
43 41 7 _SMC_TCK	R5080	10K	1%	1/16W	MP-LP	402
42 41 _SMC_BIL_BUTTON_L	R5081	10K	1%	1/16W	MP-LP	402
59 42 41 _SMC_RC_ACK	R5087	470K	1%	1/16W	MP-LP	402
41 36 33 21 _SMC_ADAPTER_EN	R5085	10K	1%	1/16W	MP-LP	402
41 _SMC_CASE_OPEN	R5086	10K	1%	1/16W	MP-LP	402
41 31 _SMC_EXCARD_CP	R5088	10K	1%	1/16W	MP-LP	402
41 _PM_SLP_S5_L	R5090	100K	1%	1/16W	MP-LP	402
67 41 39 21 _PM_REL_S4_L						
41 _SMC_PA5	R5089	10K	1%	1/16W	MP-LP	402


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
9530381	9530313		ALL	Internal DR6000-33

SMC Support  
 SYNC\_MASTER=M98\_MLS  
 SYNC\_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	42 OF 98

### LPC+SPI Connector



### Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP




### MCP79 Internal SPI MUX Support


NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON

### MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX



### SPI MUX BYPASS



### LPC+SPI Debug Connector

SYNC\_MASTER=CHANG\_K20 SYNC\_DATE=05/28/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SCALE DRAWING NUMBER REV.

D 051-8071 B

NONE SHEET OF 98



D

D

C

C


B

B


A

A


CPU Voltage Sense / Filter




PBUS Voltage Sense & Filter




GPU Voltage Sense / Filter




MCP Voltage Sense / Filter




BMON Current Sense - Entire circuit must be near SMC (U4900)




DCIN Current Sense Filter



CPU VCore High Side Current Sensor



CPU VCore Load Side Current Sense / Filter




Consider INA211 (GAIN 500 version) since I=4.93 Amps across R5388


Current & Voltage Sensing  
 SYNC\_MASTER=VYU\_K20 SYNC\_DATE=08/20/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	OF 98


MCP VCore Current Sense



GPU VCore Current Sense




MCP MEM VDD Current Sense



GPU VCore Current Sense and GPU 1.8V Current Sense share dual package opamp U5410


GPU 1.8V Current Sense



OPA2333s for proto are placeholders for OPA2330

MCP MEM VDD Current Sense and CPU FSB 1.05V Current Sense share dual package opamp U5440

CPU FSB 1.05V Current Sense




1.05V CPU Current Sense Filter


**Current Sensing**  
 SYNC\_MASTER=YWU\_K20 SYNC\_DATE=08/12/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	OF
		46	98


### CPU Proximity/CPU Die/Right Fin Stack



### Battery Charger Proximity




### MCP Proximity/MCP Die/Right Heat Pipe



Note: EMC1403 can perform Beta Compensation for External Diode 1 only



### GPU Proximity/GPU Die/Left Heat Pipe



Thermal Sensors	
SYNC_MASTER=YWU_K20	SYNC_DATE=05/28/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SCALE	SIZE	DRAWING NUMBER	REV.
	NONE	SHT	051-8071	B
			47	98

www.laptop-schematics.com




www.laptop-schematics.com

Fan Connectors  
SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	48	98	




PSOC USB CONTROLLER




IC	PIN NAME	CURRENT	R_SMS	V_SMS	POWER
TMP102	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	800A	10 OHM	0.204 V	16.32E-6 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-6 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
1.8V BOOSTER	VIN	48A (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


PSOC PROGRAMMING CONNECTOR




KEYBOARD CONNECTOR





ISOLATION CIRCUIT



SMC\_MANUAL\_RESET LOGIC



TPAD BUTTONS DISABLE



**WELLSPRING 1**

SYNC\_MASTER=YMA\_K20      SYNC\_DATE=05/19/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

DRAWING NUMBER: D 051-8071


SCALE: NONE      SHEET: 49 OF 98

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
  - DROOP LINE REGULATION
  - RIPPLE TO MEET ERS
  - 100-300 KHZ CLEAN SPECTRUM
  - STARTUP TIME LESS THAN 2MS
  - R5812,R5813,C5818 MODIFIED




IPD FLEX CONNECTOR



3V3 LDO FOR IPD



Keyboard LED Driver



To detect Keyboard backlight, SMC will tristate SMC\_SYS\_KBDLED:  
 LOW = keyboard backlight present  
 HIGH= keyboard backlight not present  
 BOM OPTION: KBDLED\_YES  
 R5853 ALWAYS PRESENT

J5815 pin 1 is grounded on keyboard backlight flex


KBD BACKLIGHT CONNECTOR

WELLSPRING 2

SYNC\_MASTER=K20\_MLB SYNC\_DATE=09/24/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	50	98

### Digital SMS




Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

### Analog SMS

R5921 PULLS UP SMS\_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

#### Sudden Motion Sensor (SMS)

SYNC\_MASTER=YWU\_K20 SYNC\_DATE=06/17/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE DRAWING NUMBER REV.

D 051-8071 B

SCALE SHEET OF 98

NONE 51

www.laptop-schematics.com



MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191  
 Any of the 4 frequencies can be selected  
 with R6190, R6191, R5190 and R5191


**SPI ROM**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=05/01/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 52	OF: 98

### AUDIO CODEC

APPLE P/N 353S1527




### AUDIO 4.6 V REGULATOR

APPLE P/N 353S1897

### MIKEY 3.3 V REGULATOR

APPLE P/N 353S1860



**AUDIO: CODEC**

SYNC\_MASTER=AUDIO\_K20      SYNC\_DATE=09/29/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	DRAWING NUMBER	REV.
	D 051-8071	B
SCALE	SHT	OF
NONE	53	98

D

D

C

C

B

B


A

A

### Pseudo-Diff Line-In Filter

GAIN = -5.4 DB AV = 0.52

FC = 1.89 HZ



**AUDIO: LINE IN**

SYNC\_MASTER=AUDIO\_K20 SYNC\_DATE=09/29/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	54	98	

# Headphone Amplifier (MAX9724A)


APN:353S1637



## 1st Order DAC Filter

HP:3.52 HZ      LP:34 KHZ

VOLTAGE GAIN:1.53



**AUDIO: HEADPHONE AMP**  
 SYNC\_MASTER=AUDIO\_K20      SYNC\_DATE=09/29/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	OF 98

8

7

6

5

4

3

2

1

4X MONO SPEAKER AMPLIFIERS (MAX9705)

APN: 353S1595  
GAIN = 12 DB

FC (SPEAKERS L1/R1) = ~796 HZ  
FC (SPEAKERS L2/R2/LFE) = ~97 HZ

SPEAKER CHECKPOINTS

D

D

C







C

B

B

A

A



**AUDIO: SPEAKER AMP**  
 SYNC\_MASTER=AUDIO\_K20 SYNC\_DATE=09/29/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	SHT	OF	REV.
	NONE	56	98	B

8

7

6

5

4

3

2

1



AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTOR  
APN: 518S0520

SPEAKER CONNECTORS  
APN: 518S0521

APN: 518S0672

AUDIO JACK 2 LINE IN JACK, SPDIF RX

AUDIO: JACKS

SYNC\_MASTER=AUDIO\_K20 SYNC\_DATE=09/29/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.




SCALE DRAWING NUMBER REV.

D 051-8071 B

SCALE NONE SHEET 57 OF 98




APN: 514-0632

CRITICAL  
J6700  
SPDIF-TX-K20  
F-RT-TH



APN: 514-0633

CRITICAL  
J6750  
SPDIF-RX-K20  
F-RT-TH



RETURN FOR HF NOISE




CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	MIXER (OUTPUT)	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX0C (12)	OX02 (2)	OX0C (12)	OX14 (20,D)	GPIO_0	OX14 (20,D)
SPEAKERS L1/R1	OX0F (15)	OX05 (5)	OX0F (15)	OX1A (26,C)	VREF_B (100%)	N/A
SPEAKERS L2/R2	OX0D (13)	OX03 (3)	OX0D (13)	OX18 (24,B)	VREF_B (100%)	N/A
SPEAKER LFE	OX0E (14)	OX04 (4)	OX0E (14)	OX17 (23,H)	VREF_B (100%)	N/A
SPDIF OUT	N/A	OX06 (6)	N/A	OX1E (SPDIF OUT)	N/A	OX16 (22,G)


CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER (INPUT)	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	OX23 (35)	OX08 (8)	OX15 (21,A)	VREF_A (50%)	OX15 (21,A)
SPDIF IN	N/A	OX0A (10)	OX1F (SPDIF IN)	N/A	N/A
MIC	OX24 (36)	OX07 (7)	OX19 (25,F)	VREF_F (100%)	N/A
HEADSET MIC	OX24 (36)	OX07 (7)	OX1B (27,E)	MIKEY	MIKEY



PORT D DETECT (Line-out) PORT G DETECT (SPDIF DELEGATE)




LINE\_IN AMP SHUTDOWN CONTROL



TIPDET DEBOUNCE CIRCUIT




PORT F (BUILT-IN MIC)




**AUDIO: JACK TRANSLATORS**  
 SYNC\_MASTER=AUDIO\_K20 SYNC\_DATE=09/29/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER	REV.
NONE	D 051-8071	B
SCALE	SHEET	OF
NONE	58	98



# MagSafe DC Power Jack



The chassis ground will otherwise float and can send transients onto ADAPTER\_SENSE when AC is connected.


Voltage divider from DCIN ensures Q6910 Vgs is met when SYS\_ONEWIRE is high or low. Q6920 used as bilateral switch to ensure SYS\_ONEWIRE doesn't drive unpowered U6990

Supply needs to guarantee 3.31V delivered to SMC VRef generator

Vout = 3.425  
200mA max output  
(Switcher limit)

Vout = 1.25V \* (1 + Ra / Rb)

**DC-In & Battery Connectors**  
 SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



- M99 differences from last sync on 12/02/07 to T18 MLB:
1. L7030 changed from T18 MLB inductor to 152S0542.
  2. Added Q7056, C7058, R7055, R7056..
  3. U7000 Thermal Pad is now connected to GND, not through XW.
  4. Q7060 and Q7065 changed to 376S0667.
  5. Q7055 and Q7056 changed to 376S0666.


**PBUS Supply & Battery Charger**  
 SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1938	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, L	U7000	CRITICAL	ISL6258 2S Battery Default
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	ISL6258A 3S Battery Default

APPLE INC.

SCALE: NONE SHEET: 60 OF 98

DRAWING NUMBER: 051-8071



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

LAYOUT NOTE:  
Place R7126 in hot spot of reg circuit.

Place R7131 Between L7100, L7101 and CPU


### IMVP6 CPU VCore Regulator

SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE: NONE	SHEET: 61 OF 98	DRAWING NUMBER: 051-8071	REV. B
	SIZE: D			




5V / 3.3V Power Supply  
 SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D DRAWING NUMBER: 051-8071 SCALE: NONE	REV.: B SHEET: 62 OF 98
------------	--	----------------------------

www.laptop-schematics.com



www.laptop-schematics.com

1.5V DDR3 Supply  
SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	63	98	

8 7 6 5 4 3 2 1

D

D

C

C


B

B

A

A

8 7 6 5 4 3 2 1



MCP79 Rev A01 requires higher core & analog voltage

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0382	1	RES.MTL FILM,1/16W,48.7K,1.0402,SMD,LF	R7570		MCP_A01
114S0400	1	RES.MTL FILM,1/16W,76.8K,1.0402,SMD,LF	R7571		MCP_A01
114S0482	1	RES.MTL FILM,1/16W,523K,1.0402,SMD,LF	R7580		MCP_A01
114S0453	1	RES.MTL FILM,1/16W,267K,1.0402,SMD,LF	R7581		MCP_A01
114S0422	1	RES.MTL FILM,1/16W,130K,1.0402,SMD,LF	R7582		MCP_A01
114S0373	1	RES.MTL FILM,1/16W,40.2K,1.0402,SMD,LF	R7570		MCP_A01Q
114S0404	1	RES.MTL FILM,1/16W,84.5K,1.0402,SMD,LF	R7571		MCP_A01Q
114S0458	1	RES.MTL FILM,1/16W,301K,1.0402,SMD,LF	R7580		MCP_A01Q
114S0447	1	RES.MTL FILM,1/16W,237K,1.0402,SMD,LF	R7581		MCP_A01Q
114S0411	1	RES.MTL FILM,1/16W,100K,1.0402,SMD,LF	R7582		MCP_A01Q


VID<2:0>	Rev A01			MCP Target
	Voltage	Voltage	Voltage	
000	+1.224V	+1.060V	+1.05V	
001	+1.159V	+0.994V	+1.00V	
010	+1.101V	+0.937V	+0.95V	
011	+1.049V	+0.885V	+0.90V	
100	+0.995V	+0.830V	+0.85V	
101	+0.952V	+0.789V	+0.80V	
110	+0.913V	+0.752V	+0.75V	
111	+0.876V	+0.719V	+0.70V	

**5V\_S0 / MCP CORE REGULATOR**  
 SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHEET	OF
NONE	64	98





**CPU VTT Power Supply**

SYNC\_MASTER=RXU\_K20      SYNC\_DATE=05/21/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE: <b>D</b>	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 65	OF: 98

# 1.8V S0 Switcher / 1.0VFW SWITCHER


S5 power required for output discharge feature




# MCP79 PLL VLDO




# FW BOOST POWER




# EXPRESSCARD 1.5V\_S0 SUPPLY



# 1.8V S0 Switcher



# MCP 1.05V AUXC Supply




## Misc Power Supplies

SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008

### NOTICE OF PROPRIETARY PROPERTY













THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHEET	OF
NONE	66	98

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S2718	1	IC, QUAD VOLTAGE MONITOR	U7871	CRITICAL	

Power Control  
 SYNC\_MASTER=YMA\_K20 SYNC\_DATE=09/09/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

SCALE: NONE SHEET: 67 OF 98

SIZE: DRAWING NUMBER: 051-8071 REV: B


U7871 IS TO REPLACE U7870

3.3V S3 FET




MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.087 A (EDP)

3.3V S0 FET




MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	2.9 A (EDP)

1.05V S0 FET




MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	5 mOhm @4.5V
LOADING	5.1 A (EDP)

3.3V GPU FET



MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	1.1 A (EDP)


1.5V S0 FET



MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	5 mOhm @4.5V
LOADING	5.4 A (EDP)

MCP79 DDR FETs

MCP79 DDR pad leakage is high enough that nvidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM\_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM\_VTT\_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.



90mA max load @ 0.9V  
81mW max power

Power FETs  
SYNC\_MASTER=YMA\_K20 SYNC\_DATE=05/19/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.	D	051-8071	B
SCALE	NONE	SHT	68 OF 98

Page Notes

Power aliases required by this page:  
 - =PPIV2\_GPU\_PEX\_PLLXVDD  
 - =PPIV2\_GPU\_PEX\_IOVDDQ  
 - =PPIV2\_GPU\_PEX\_IOVDD

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



NV G96 PCI-E

SYNC\_MASTER=M98\_MLS SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**







THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	OF 98
		69	

Page Notes

Power aliases required by this page:  
- =FPVCORE\_GPU  
- =FP1V8\_GPU\_FBVDQD  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)



www.laptopschematic.com


NV G96 CORE/FB POWER  
SYNC\_MASTER=M98\_MLS SYNC\_DATE=04/01/2008  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
- =PPIV2\_GPU\_FBLLAVDD
- =PPIV8\_GPU\_FBIO
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

U8000
NB9P-GS
BGA
SYMBOL 3 OF 9

U8000
NB9P-GS
BGA
SYMBOL 4 OF 9



FBA\_RFU0
FBA\_RFU1\*
FBA\_RFU2
FBA\_RFU3\*
FBA\_RFU4
FBA\_RFU5\*
FBA\_RFU6
FBA\_RFU7\*
FBA\_DEBUG
FBA\_DEBUB
FB\_CAL\_PD\_VDDQ
FB\_CAL\_PU\_GND
FB\_CAL\_TERM\_GND

FBC\_RFU0
FBC\_RFU1\*
FBC\_RFU2
FBC\_RFU3\*
FBC\_RFU4
FBC\_RFU5\*
FBC\_RFU6
FBC\_RFU7\*
FBC\_DEBUG
FBC\_DEBUB
FB\_VREF

NV G96 FRAME BUFFER I/F
SYNC\_MASTER=K20\_MLS
SYNC\_DATE=09/24/2008


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing information: APPLE INC., DRAWING NUMBER: 051-8071, SCALE: NONE, SHEET: 71 OF 98.

Power aliases required by this page:  
 - =PP1V8\_S0\_FB\_VDD  
 - =PP1V8\_S0\_FB\_VREFA

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 VRAM4



GDDR3 Frame Buffer A (Bottom)

SYNC\_MASTER=M98\_MLS SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Power aliases required by this page:  
 - =PP1V8\_S0\_FB\_VDD  
 - =PP1V8\_S0\_FB\_VREF\_B

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 VRAM4



GDDR3 Frame Buffer B (Bottom)

SYNC\_MASTER=M98\_MLS SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I I NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.



D 051-8071 B

SCALE NONE SHEET 73 OF 98


Page Notes

Power aliases required by this page:
- =PP3V3\_GPU\_VDD33
- =PP3V3\_GPU\_MIO
- =PP1V2\_GPU\_PLLVDD
- =PP1V2\_GPU\_H\_PLLVDD
- =PP1V2\_GPU\_VID\_PLLVDD
Signal aliases required by this page:
(NONE)
NOM options provided by this page:
(NONE)


75 74 8 6 =PP3V3\_GPU\_VDD33




75 74 8 =PP3V3\_GPU\_MIO





8 =PP1V1\_GPU\_PLLVDD



8 =PP1V1\_GPU\_H\_PLLVDD




8 =PP1V1\_GPU\_VID\_PLLVDD



NV G96 GPIO/MIO/MISC
SYNC\_MASTER=K20\_MLS SYNC\_DATE=09/24/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Native Func		GPIOs		Native Func		GPIOs	
74	GPU_GPIO_0	GP	NC_GPU_GPIO_0	74	GPU_GPIO_15	HPDE	NC_GPU_GPIO_15
74	GPU_GPIO_1	HPDC	DP_EG_HPD	74	GPU_GPIO_16	DVI_MODE0	EG_DP_CA_DET
74	GPU_GPIO_2	LCD0_BL_PWM	TP_LVDS_EG_BKL_PWM	74	GPU_GPIO_17	HDMI_DETECT0	NC_GPU_GPIO_17
74	GPU_GPIO_3	LCD0_VDD	EG_LCD_SW_EN	74	GPU_GPIO_18	DVI_MODE1	NC_GPU_GPIO_18
74	GPU_GPIO_4	LCD0_BL_EN	EG_BKLT_EN	74	GPU_GPIO_19	HDMI_DETECT1	NC_GPU_GPIO_19
74	GPU_GPIO_5	VID0	TP_GPU_GHATE<0>	74	GPU_GPIO_20	HPDF	NC_GPU_GPIO_20
74	GPU_GPIO_6	VID1	TP_GPU_GHATE<1>	74	GPU_GPIO_21	SWAPROV_A	NC_GPU_GPIO_21
74	GPU_GPIO_7	VID2/MEM_VID	GPIO7_FBVID_ALTVO	74	GPU_GPIO_22	GP	NC_GPU_GPIO_22
74	GPU_GPIO_8	THRM	SMC_GFX_OVERTEMP_R_L	74	GPU_GPIO_23		NC_GPU_GPIO_23
74	GPU_GPIO_9	FAR_PWM	SMC_GFX_THROTTLE_R_L				
74	GPU_GPIO_10	MEM_VREF	VREF_VREF_INTERM				
74	GPU_GPIO_11	SLI_SYNC	GPU_VCORE_VID0				
74	GPU_GPIO_12	AC_DET	GPU_VCORE_VID1				
74	GPU_GPIO_13	PWR_CTL0	GPU_VCORE_VID2				
74	GPU_GPIO_14	PWR_CTL1	TP_GPU_VCORE_VID3				



Physical Strapping Pin	Strapping Bit 3	Strapping Bit 2	Strapping Bit 1	Strapping Bit 0
ROM_SO	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLLEN_TERM100
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP 2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP 1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP 0	USER[3]	USER[2]	USER[1]	USER[0]

Strap S1/S2 Bit[3:0] PU/PD Rval	Strap S1/S2 Bit[3:0] PU/PD Rval
0 0000 PD 5k	8 1000 PU 5k
1 0001 PD 10k	9 1001 PU 10k
2 0010 PD 15k	A 1010 PU 15k
3 0011 PD 20k	B 1011 PU 20k
4 0100 PD 25k	C 1100 PU 25k
5 0101 PD 30k	D 1101 PU 30k
6 0110 PD 35k	E 1110 PU 35k
7 0111 PD 45k	F 1111 PU 45k

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11480378	1	RES, MET FILM, 1/16W, 45, 30, 1, 0402, SMD, LF	R8708		VRAM_S12_SAMSTNG
11480378	1	RES, MET FILM, 1/16W, 45, 30, 1, 0402, SMD, LF	R8707		VRAM_1024_SAMSTNG
11480368	1	RES, MET FILM, 1/16W, 35, 75, 1, 0402, SMD, LF	R8708		VRAM_S12_HYNIIX



Renamed signals		Unused signals	
75 74 GPU_XTALOUT	GPU_XTALOUT	NC_GPU_SPDIF	GPU_SPDIF
95 75 GPU_CLK27M	GPU_XTALIN	NC_CPU_HDA_SDI	GPU_HDA_SDI
95 GPU_CLK27M_SS	GPU_XTALSSIN	NC_CPU_HDA_SDO	GPU_HDA_SDO
96 47 GPU_TDIOIDE_P	GPU_THERM_P	NC_CPU_HDA_SYNC	GPU_HDA_SYNC
96 47 GPU_TDIOIDE_N	GPU_THERM_N	NC_CPU_HDA_BCLK	GPU_HDA_BCLK
81 LVDS_EG_DDC_CLK	GPU_I2CA_SCL	NC_CPU_HDA_RST_L	GPU_HDA_RST_L
81 LVDS_EG_DDC_DATA	GPU_I2CA_SDA	NC_FBA_MA<13>	FB_A_MA<13>
81 75 DP_EG_DDC_CLK	GPU_I2CB_SCL	NC_FBA_MA<12>	FB_B_MA<12>
81 75 DP_EG_DDC_DATA	GPU_I2CB_SDA	NC_FBC_CMD28	TP_FBC_CMD28
		NC_FBC_CMD28	TP_FBC_CMD28
		NC_FBC_CMD29	TP_FBC_CMD29
		NC_FBC_CMD29	TP_FBC_CMD29
		NC_FBA_CMD10	TP_FBA_CMD10
		NC_FBC_CMD30	TP_FBC_CMD30
		NC_FBC_CMD30	TP_FBC_CMD30
		NC_GPU_ROM_CS_L	GPU_ROM_CS_L

Unused I2C Buses	
NC_GPU_I2CC_SCL	GPU_I2CC_SCL
NC_GPU_I2CC_SDA	GPU_I2CC_SDA
NC_GPU_I2CB_SCL	GPU_I2CB_SCL
NC_GPU_I2CB_SDA	GPU_I2CB_SDA
NC_GPU_I2CE_SCL	GPU_I2CE_SCL
NC_GPU_I2CE_SDA	GPU_I2CE_SDA
NC_GPU_I2CH_SCL	GPU_I2CH_SCL
NC_GPU_I2CH_SDA	GPU_I2CH_SDA

I2CS ties into SMBus connection page (I2CS requires pullups even if not used)

7 TP\_LVDS\_EG\_B\_CLK\_P


7 TP\_LVDS\_EG\_B\_CLK\_N

NC\_LVDS\_EG\_A\_DATA\_P<3>

NC\_LVDS\_EG\_A\_DATA\_N<3>

NC\_LVDS\_EG\_B\_DATA\_P<3>

NC\_LVDS\_EG\_B\_DATA\_N<3>



G96 GPIOs & Straps	
SYNC_MASTER-M98_MLS	SYNC_DATE=05/12/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

### Page Notes

Power aliases required by this page:  
- =PP1V8\_GPU\_IPFX  
- =PP3V3\_GPU\_IPFCD\_I0VDD

---

Signal aliases required by this page:  
(NONE)


---

BOM options provided by this page:  
(NONE)


Sum of peak currents: 240mA

=PP1V8\_GPU\_IPFX


**CRITICAL**  
L8800  
FERR-220-08M  
7mA peak per diff pair  
7mA peak for all pairs




**CRITICAL**  
L8805  
FERR-220-08M  
80mA peak



**CRITICAL**  
L8810  
FERR-220-08M  
7mA peak per diff pair  
7mA peak for all pairs







**CRITICAL**  
L8815  
FERR-220-08M  
160mA peak




I2CS must be pulled up if not used.  
I2CS addr fixed at 0x9E,0x9F

I2CS must be pulled up if not used.  
I2CS addr fixed at 0x9E,0x9F



NV G96 Video Interfaces  
SYNC\_MASTER=K20\_MLS  
SYNC\_DATE=09/24/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# GPU VCore Regulator



Vout = 1.05V - 0.96V

24.6A max output (OCP limit)

PLACE C8965, C8966, C8967 AND C8968 ON THE BACK SIDE OF GPU


## GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	X		-
1	1	1	0	0.92700V	-	X	-
1	0	1	1	1.00425V	-	-	X

Other VID states may not be valid

## Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1



## GPU (G96) CORE SUPPLY

SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER: 051-8071

SCALE: NONE SHEET: 77 OF 98

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

### LCD (LVDS) INTERFACE



518S0651

LVDS Display Connector  
 SYNC\_MASTER=M98\_MLS SYNC\_DATE=07/14/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	REV.
NONE	78	98	

8

7

6

5

4

3



2

1



Power aliases required by this page:  
 - =PPIV8\_S0\_FB\_VDD  
 - =PPIV8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 VRAMB



www.laptop-schematics.com



GDDR3 Frame Buffer A (Top)

SYNC\_MASTER=M99\_MLS SYNC\_DATE=04/04/2008

**NOTICE OF PROPRIETARY PROPERTY**



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Power aliases required by this page:  
 - =PP1V8\_S0\_FB\_VDD0  
 - =PP1V8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 VRAMB



www.laptop-schematics.com



GDDR3 Frame Buffer B (Top)

SYNC\_MASTER=M88\_MLS SYNC\_DATE=11/01/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




### LVDS Transmitter Termination

All emulated LVDS outputs require this termination


PLACEMENT NOTE=Place at U9600 (All 24 resistors)



### DisplayPort Mux



### LVDS DDC MUX




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480517	16	RES,MTL,F124,270 OHM,1%,1/16W,4002,080,1	R9320-R9327		GMUX_2V5
11480174	16	RES,MTL,F124,133 OHM,1%,1/16W,4002,080,1	R9328-R9357		GMUX_1V8

**Mixed Graphics Support**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=05/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: DRAWING NUMBER: REV. B  
 D 051-8071  
 SCALE: NONE SHEET 81 OF 98

# Port Power Switch



Q9440 must have Drain to Gate leakage of <500nA and Gate to Source resistance of >5Mohm

DP to DVI/HDMI Cable Adapter (CA) has 100k pull-up to DP\_PWR.

DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0637	1	CONN, RCP, MDP, HS, 20P, P=0.6	J9400	CRITICAL	

**DisplayPort Connector**

SYNC\_MASTER=K20\_MLB      SYNC\_DATE=09/24/2008

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	DRAWING NUMBER <b>D</b> 051-8071	REV. B
	SCALE NONE	SHEET 82 OF 98



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC, ISL6236, DUAL PWM CNTRL, QFN32	U9500	CRITICAL	

**1.1V / 1V8 FB Power Supply**

SYNC\_MASTER=RXU\_K20      SYNC\_DATE=05/21/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE: DRAWING NUMBER <b>D</b> 051-8071      B
	SCALE:      SHEET      OF      98 NONE      83      OF      98

GMUX CPLD

LVDS Receiver Termination



**Graphics MUX (GMUX)**

SYNC\_MASTER=T18\_MXMGMUX SYNC\_DATE=02/13/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHEET	OF
NONE	84	98

APPLE INC.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
3360027	1	IC, XP2-8, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_BK_BLANK
34182501	1	IC, CPLD, LATTICE, 132CSBGA, REV. K20	U9600	CRITICAL	GMUX_PROD

PLACEMENT NOTE=Place at U9600 (All 14 resistors)

90 84 18	LVDS IG A CLK P	R9650	100	1	2	1K	1/16W	MP-LF	402	LVDS IG A CLK N	18 84 90
90 84 18	LVDS IG A DATA P<0>	R9651	100	1	2	1K	1/16W	MP-LF	402	LVDS IG A DATA N<0>	18 84 90
90 84 18	LVDS IG A DATA P<1>	R9652	100	1	2	1K	1/16W	MP-LF	402	LVDS IG A DATA N<1>	18 84 90
90 84 18	LVDS IG A DATA P<2>	R9653	100	1	2	1K	1/16W	MP-LF	402	LVDS IG A DATA N<2>	18 84 90
90 84 18	LVDS IG B DATA P<0>	R9654	100	1	2	1K	1/16W	MP-LF	402	LVDS IG B DATA N<0>	18 84 90
90 84 18	LVDS IG B DATA P<1>	R9655	100	1	2	1K	1/16W	MP-LF	402	LVDS IG B DATA N<1>	18 84 90
90 84 18	LVDS IG B DATA P<2>	R9656	100	1	2	1K	1/16W	MP-LF	402	LVDS IG B DATA N<2>	18 84 90
95 84 76	LVDS EG A CLK P	R9660	100	1	2	1K	1/16W	MP-LF	402	LVDS EG A CLK N	76 84 95
95 84 76	LVDS EG A DATA P<0>	R9661	100	1	2	1K	1/16W	MP-LF	402	LVDS EG A DATA N<0>	76 84 95
95 84 76	LVDS EG A DATA P<1>	R9662	100	1	2	1K	1/16W	MP-LF	402	LVDS EG A DATA N<1>	76 84 95
95 84 76	LVDS EG A DATA P<2>	R9663	100	1	2	1K	1/16W	MP-LF	402	LVDS EG A DATA N<2>	76 84 95
95 84 76	LVDS EG B DATA P<0>	R9664	100	1	2	1K	1/16W	MP-LF	402	LVDS EG B DATA N<0>	76 84 95
95 84 76	LVDS EG B DATA P<1>	R9665	100	1	2	1K	1/16W	MP-LF	402	LVDS EG B DATA N<1>	76 84 95
95 84 76	LVDS EG B DATA P<2>	R9666	100	1	2	1K	1/16W	MP-LF	402	LVDS EG B DATA N<2>	76 84 95

Required Pullups


Required Pulldowns

PM\_SLP\_S3\_L Isolation

Graphics MUX (GMUX) SYNC\_MASTER=T18\_MXMGMUX SYNC\_DATE=02/13/2008


NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF



APPLE INC.

\*Q9701, D9701, C9709, C9710, L9701, R9702, AND R9715 SHOULD ALL BE PLACED NEAR EACHOTHER.  
 \*BOOST\_FET\_CNTL AND PPVOUT\_S0\_LCDBKLT\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2413	1	IC,APPO01A,WHY LED BKLGHT CTR,SCRN,OPN20	U9700	CRITICAL	

LCD BACKLIGHT DRIVER

SYNC\_MASTER=KIRAN\_X20 SYNC\_DATE=03/19/2009

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	98
NONE	85		

\*R9707, R9708, R9709, R9713, R9714, R9727, AND R9729 SHOULD AWAY FROM BOOST CIRCUIT




CRITICAL  
Q9806  
FDC638APZ\_SBMS001  
SSOT6-HF

PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS (ON)	43 mOhm @4.5V
LOADING	0.4 A (EDP)

LCD Backlight Support  
 SYNC\_MASTER=VLEE\_K20 SYNC\_DATE=07/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	86	98	

GMUX 1.8V/1.2V S0 Switcher



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480428	1	RES.MTL.FILM.1/16W.150K.1.0402.SMD.LF	R9901		GMUX_V5
11480447	1	RES.MTL.FILM.1/16W.237K.1.0402.SMD.LF	R9901		GMUX_V8

Misc Power Supplies  
 SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/07/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	87	98	

**FSB (Front-Side Bus) Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADSTB#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +0/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

**CPU Signal Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

**MCP FSB COMP Signal Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.4

**FSB Clock Constraints**


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5

**CPU / FSB Net Properties**

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>
FSB_DSTR0	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<0>
FSB_DSTR0	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L N<0>
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>
FSB_DSTR1	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<1>
FSB_DSTR1	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L N<1>
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>
FSB_DSTR2	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<2>
FSB_DSTR2	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L N<2>
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>
FSB_DSTR3	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<3>
FSB_DSTR3	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L N<3>
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB ADSTB L<1>
FSB_1X	FSB_50S	FSB_1X	FSB ADS L
FSB_BREQ0_1	FSB_50S	FSB_1X	FSB BREQ0 L
FSB_BREQ1_1	FSB_50S	FSB_1X	FSB BREQ1 L
FSB_1X	FSB_50S	FSB_1X	FSB BNR L
FSB_1X	FSB_50S	FSB_1X	FSB BPR L
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L
FSB_1X	FSB_50S	FSB_1X	FSB HIT L
FSB_1X	FSB_50S	FSB_1X	FSB HITM L
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L
CPU_ASYN0	CPU_50S	CPU_AGT	CPU A20M L
CPU_BSEL	CPU_50S	CPU_AGT	CPU BSEL<2..0>
CPU_FERR_1	CPU_50S	CPU_SMI	CPU FERR L
CPU_IGNNE	CPU_50S	CPU_AGT	CPU IGNE L
CPU_INIT_1	CPU_50S	CPU_AGT	CPU INIT L
CPU_ASYN0_1	CPU_50S	CPU_AGT	CPU INTR
CPU_ASYN0_1	CPU_50S	CPU_AGT	CPU NMI
CPU_PROCHOT_1	CPU_50S	CPU_AGT	CPU PROCHOT L
CPU_PWRGD	CPU_50S	CPU_AGT	CPU PWRGD
CPU_ASYN0	CPU_50S	CPU_AGT	CPU SMI L
CPU_ASYN0	CPU_50S	CPU_AGT	CPU STPCLK L
PM_THRMTRIP_L	CPU_50S	CPU_SMI	PM THRMTRIP L
FSB_CPURST_1	CPU_50S	CPU_AGT	FSB CPURST L
CPU_PRRM_SR	CPU_50S	CPU_AGT	CPU DPRSTP L
CPU_DPRSTP_1	CPU_50S	CPU_AGT	FSB DPRWR L
CPU_ASYN0	CPU_50S	CPU_AGT	MCP BCLK VML COMP VDD
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N
CPU_IERR_1	CPU_50S		CPU IERR L
PM DPRSLPVR	CPU_50S	CPU_AGT	PM DPRSLPVR
(See above)	CPU_50S	CPU_AGT	IMVP DPRSLPVR
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK
XDP_TRST_1	CPU_50S	CPU_ITP	XDP TRST L
XDP_BPM_1	CPU_50S	CPU_ITP	XDP BPM L<4..0>
XDP_BPM_1.5	CPU_50S	CPU_ITP	XDP BPM L<5>
(FSB_CPURST_1)	CPU_50S	CPU_ITP	XDP CPURST L
	CPU_50S	CPU_SMI	CPU VID<6..0>
	CPU_50S	CPU_SMI	IMVP6 VID<6..0>
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N



D

D

C

C

B

B

A


A

**CPU/FSB Constraints**

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING NUMBER			REV.
D	051-8071		B
SCALE	SHEET OF		
NONE	88 OF		98





Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_2OTHER	*	*	MEM_2OTHER
MEM_2OTHER	*	*	MEM_2OTHER
MEM_2OTHER	*	*	MEM_2OTHER
MEM_2OTHER	*	*	MEM_2OTHER
MEM_2OTHER	*	*	MEM_2OTHER

Need to support MEM\_\*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.  
 All DQS pairs should be matched within 100 ps of clocks.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.  
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps  
 No DQS to clock matching requirement.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.  
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3  
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK P<5..0>
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK N<5..0>
MEM_A_CKE1	MEM_40S_VDD	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CKE2	MEM_40S_VDD	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CKE3	MEM_40S_VDD	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A A<14..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A BA<2..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A CAS L
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A CAS L
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A WE L
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_A DQ<63..56>
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_A DM<0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_A DM<1>
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_A DM<2>
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_A DM<3>
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_A DM<4>
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_A DM<5>
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_A DM<6>
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_A DM<7>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A DQS P<0>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A DQS N<0>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A DQS P<1>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A DQS N<1>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A DQS P<2>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A DQS N<2>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A DQS P<3>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A DQS N<3>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A DQS P<4>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A DQS N<4>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A DQS P<5>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A DQS N<5>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A DQS P<6>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A DQS N<6>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A DQS P<7>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A DQS N<7>
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK P<5..0>
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK N<5..0>
MEM_B_CKE1	MEM_40S_VDD	MEM_CTRL	MEM_B_CKE<3..0>
MEM_B_CKE2	MEM_40S_VDD	MEM_CTRL	MEM_B_CKE<3..0>
MEM_B_CKE3	MEM_40S_VDD	MEM_CTRL	MEM_B_CKE<3..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B A<14..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B BA<2..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B CAS L
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B CAS L
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B WE L
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_B DQ<63..56>
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_B DM<0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_B DM<1>
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_B DM<2>
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_B DM<3>
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_B DM<4>
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_B DM<5>
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_B DM<6>
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_B DM<7>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM_B DQS P<0>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM_B DQS N<0>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM_B DQS P<1>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM_B DQS N<1>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM_B DQS P<2>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM_B DQS N<2>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM_B DQS P<3>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM_B DQS N<3>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM_B DQS P<4>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM_B DQS N<4>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM_B DQS P<5>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM_B DQS N<5>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM_B DQS P<6>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM_B DQS N<6>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM_B DQS P<7>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM_B DQS N<7>
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND

**Memory Constraints**

SYNC\_MASTER=M98\_MLB      SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	98
NONE	89		

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCI_E_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_E	*	=3X_DIELECTRIC	?
CLK_PCI_E	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
PEG_R2D_P<15..0>	PCI_E_90D	PCI_E	PEG_R2D_P<15..0>
PEG_R2D_N<15..0>	PCI_E_90D	PCI_E	PEG_R2D_N<15..0>
PEG_R2D_C_P<15..0>	PCI_E_90D	PCI_E	PEG_R2D_C_P<15..0>
PEG_R2D_C_N<15..0>	PCI_E_90D	PCI_E	PEG_R2D_C_N<15..0>
PEG_D2R_P<15..0>	PCI_E_90D	PCI_E	PEG_D2R_P<15..0>
PEG_D2R_N<15..0>	PCI_E_90D	PCI_E	PEG_D2R_N<15..0>
PEG_D2R_C_P<15..0>	PCI_E_90D	PCI_E	PEG_D2R_C_P<15..0>
PEG_D2R_C_N<15..0>	PCI_E_90D	PCI_E	PEG_D2R_C_N<15..0>
PCI_E_MINI_R2D_P	PCI_E_90D	PCI_E	PCI_E_MINI_R2D_P
PCI_E_MINI_R2D_N	PCI_E_90D	PCI_E	PCI_E_MINI_R2D_N
PCI_E_MINI_R2D_C_P	PCI_E_90D	PCI_E	PCI_E_MINI_R2D_C_P
PCI_E_MINI_R2D_C_N	PCI_E_90D	PCI_E	PCI_E_MINI_R2D_C_N
PCI_E_MINI_D2R_P	PCI_E_90D	PCI_E	PCI_E_MINI_D2R_P
PCI_E_MINI_D2R_N	PCI_E_90D	PCI_E	PCI_E_MINI_D2R_N
PCI_E_FW_R2D_P	PCI_E_90D	PCI_E	PCI_E_FW_R2D_P
PCI_E_FW_R2D_N	PCI_E_90D	PCI_E	PCI_E_FW_R2D_N
PCI_E_FW_R2D_C_P	PCI_E_90D	PCI_E	PCI_E_FW_R2D_C_P
PCI_E_FW_R2D_C_N	PCI_E_90D	PCI_E	PCI_E_FW_R2D_C_N
PCI_E_FW_D2R_P	PCI_E_90D	PCI_E	PCI_E_FW_D2R_P
PCI_E_FW_D2R_N	PCI_E_90D	PCI_E	PCI_E_FW_D2R_N
PCI_E_FW_D2R_C_P	PCI_E_90D	PCI_E	PCI_E_FW_D2R_C_P
PCI_E_FW_D2R_C_N	PCI_E_90D	PCI_E	PCI_E_FW_D2R_C_N
PCI_E_EXCARD_R2D_P	PCI_E_90D	PCI_E	PCI_E_EXCARD_R2D_P
PCI_E_EXCARD_R2D_N	PCI_E_90D	PCI_E	PCI_E_EXCARD_R2D_N
PCI_E_EXCARD_R2D_C_P	PCI_E_90D	PCI_E	PCI_E_EXCARD_R2D_C_P
PCI_E_EXCARD_R2D_C_N	PCI_E_90D	PCI_E	PCI_E_EXCARD_R2D_C_N
PCI_E_EXCARD_D2R_P	PCI_E_90D	PCI_E	PCI_E_EXCARD_D2R_P
PCI_E_EXCARD_D2R_N	PCI_E_90D	PCI_E	PCI_E_EXCARD_D2R_N
CLK_PCI_E_100D_P	CLK_PCI_E_100D	CLK_PCI_E	CLK_PCI_E_100D_P
CLK_PCI_E_100D_N	CLK_PCI_E_100D	CLK_PCI_E	CLK_PCI_E_100D_N
PCI_E_CLK100M_MINI_P	CLK_PCI_E_100D	CLK_PCI_E	PCI_E_CLK100M_MINI_P
PCI_E_CLK100M_MINI_N	CLK_PCI_E_100D	CLK_PCI_E	PCI_E_CLK100M_MINI_N
PCI_E_CLK100M_FW_P	CLK_PCI_E_100D	CLK_PCI_E	PCI_E_CLK100M_FW_P
PCI_E_CLK100M_FW_N	CLK_PCI_E_100D	CLK_PCI_E	PCI_E_CLK100M_FW_N
PCI_E_CLK100M_EXCARD_P	CLK_PCI_E_100D	CLK_PCI_E	PCI_E_CLK100M_EXCARD_P
PCI_E_CLK100M_EXCARD_N	CLK_PCI_E_100D	CLK_PCI_E	PCI_E_CLK100M_EXCARD_N
MCP_PEX_CLK_COMP	MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP_PEX_CLK_COMP
CRT_IG_R_C_PR	CRT_50S	CRT	CRT_IG_R_C_PR
CRT_IG_G_Y_Y	CRT_50S	CRT	CRT_IG_G_Y_Y
CRT_IG_B_COMP_PB	CRT_50S	CRT	CRT_IG_B_COMP_PB
CRT_IG_HSYNC	CRT_50S	CRT_SYNC	CRT_IG_HSYNC
CRT_IG_VSYNC	CRT_50S	CRT_SYNC	CRT_IG_VSYNC
MCP_DAC_RSET	MCP_DAC_COMP	MCP_DAC_COMP	MCP_DAC_RSET
MCP_TV_DAC_VREF	MCP_DAC_COMP	MCP_DAC_COMP	MCP_TV_DAC_VREF
TMDS_IG_TXC_P	DP_100D	DISPLAYPORT	TMDS_IG_TXC_P
TMDS_IG_TXC_N	DP_100D	DISPLAYPORT	TMDS_IG_TXC_N
TMDS_IG_TXD_P<2..0>	DP_100D	DISPLAYPORT	TMDS_IG_TXD_P<2..0>
TMDS_IG_TXD_N<2..0>	DP_100D	DISPLAYPORT	TMDS_IG_TXD_N<2..0>
DP_IG_ML_P<3..0>	DP_100D	DISPLAYPORT	DP_IG_ML_P<3..0>
DP_IG_ML_N<3..0>	DP_100D	DISPLAYPORT	DP_IG_ML_N<3..0>
DP_IG_AUX_CH_P	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_P
DP_IG_AUX_CH_N	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_N
MCP_HDMI_RSET	MCP_HDMI_VPROBE	MCP_HDMI_VPROBE	MCP_HDMI_RSET
MCP_HDMI_VPROBE	MCP_HDMI_VPROBE	MCP_HDMI_VPROBE	MCP_HDMI_VPROBE
LVDS_IG_A_CLK_P	LVDS_100D	LVDS	LVDS_IG_A_CLK_P
LVDS_IG_A_CLK_N	LVDS_100D	LVDS	LVDS_IG_A_CLK_N
LVDS_IG_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_IG_A_DATA_P<2..0>
LVDS_IG_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_IG_A_DATA_N<2..0>
LVDS_IG_A_DATA_P<3>	LVDS_100D	LVDS	LVDS_IG_A_DATA_P<3>
LVDS_IG_A_DATA_N<3>	LVDS_100D	LVDS	LVDS_IG_A_DATA_N<3>
LVDS_IG_B_CLK_P	LVDS_100D	LVDS	LVDS_IG_B_CLK_P
LVDS_IG_B_CLK_N	LVDS_100D	LVDS	LVDS_IG_B_CLK_N
LVDS_IG_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_IG_B_DATA_P<2..0>
LVDS_IG_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_IG_B_DATA_N<2..0>
LVDS_IG_B_DATA_P<3>	LVDS_100D	LVDS	LVDS_IG_B_DATA_P<3>
LVDS_IG_B_DATA_N<3>	LVDS_100D	LVDS	LVDS_IG_B_DATA_N<3>
MCP_IPFAR_RSET	MCP_IPFAR_VPROBE	MCP_IPFAR_VPROBE	MCP_IPFAR_RSET
MCP_IPFAR_VPROBE	MCP_IPFAR_VPROBE	MCP_IPFAR_VPROBE	MCP_IPFAR_VPROBE
SATA_HDD_R2D_C_P	SATA_100D	SATA	SATA_HDD_R2D_C_P
SATA_HDD_R2D_C_N	SATA_100D	SATA	SATA_HDD_R2D_C_N
SATA_HDD_R2D_P	SATA_100D	SATA	SATA_HDD_R2D_P
SATA_HDD_R2D_N	SATA_100D	SATA	SATA_HDD_R2D_N
SATA_HDD_D2R_P	SATA_100D	SATA	SATA_HDD_D2R_P
SATA_HDD_D2R_N	SATA_100D	SATA	SATA_HDD_D2R_N
SATA_HDD_D2R_C_P	SATA_100D	SATA	SATA_HDD_D2R_C_P
SATA_HDD_D2R_C_N	SATA_100D	SATA	SATA_HDD_D2R_C_N
SATA_ODD_R2D_C_P	SATA_100D	SATA	SATA_ODD_R2D_C_P
SATA_ODD_R2D_C_N	SATA_100D	SATA	SATA_ODD_R2D_C_N
SATA_ODD_R2D_P	SATA_100D	SATA	SATA_ODD_R2D_P
SATA_ODD_R2D_N	SATA_100D	SATA	SATA_ODD_R2D_N
SATA_ODD_D2R_P	SATA_100D	SATA	SATA_ODD_D2R_P
SATA_ODD_D2R_N	SATA_100D	SATA	SATA_ODD_D2R_N
SATA_ODD_D2R_C_P	SATA_100D	SATA	SATA_ODD_D2R_C_P
SATA_ODD_D2R_C_N	SATA_100D	SATA	SATA_ODD_D2R_C_N
MCP_SATA_TERM	SATA_100D	SATA_TERM	MCP_SATA_TERM

MCP Constraints 1

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER: 051-8071

SCALE: NONE SHEET: 90 OF 98

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.11.1.

HDAudio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>
PCI_AD24	PCI_55S	PCI	PCI_AD<24>
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>
PCI_AD	PCI_55S	PCI	PCI_PAR
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>
PCI_CMD	PCI_55S	PCI	PCI_IRDY_L
PCI_CMD	PCI_55S	PCI	PCI_DEVSEL_L
PCI_CMD	PCI_55S	PCI	PCI_PERR_L
PCI_CMD	PCI_55S	PCI	PCI_SERR_L
PCI_CMD	PCI_55S	PCI	PCI_STOP_L
PCI_CMD	PCI_55S	PCI	PCI_TRDY_L
PCI_CMD	PCI_55S	PCI	PCI_FRAME_L
PCI_BE00_L	PCI_55S	PCI	PCI_BE00_L
PCI_GNT0_L	PCI_55S	PCI	PCI_GNT0_L
PCI_BE01_L	PCI_55S	PCI	PCI_BE01_L
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L
PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L
PCI_CLK33M_MCP_R	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP_R
PCI_CLK33M_MCP	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L
LPC_CLK33M_SMC_R	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R
LPC_CLK33M_SMC	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC
LPC_CLK33M_LPCPLUS	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS
USB_EXTN_P	USB_90D	USB	USB_EXTN_P
USB_EXTN_N	USB_90D	USB	USB_EXTN_N
USB_EXTN_MUXED_P	USB_90D	USB	USB_EXTN_MUXED_P
USB_EXTN_MUXED_N	USB_90D	USB	USB_EXTN_MUXED_N
USB_MINI_P	USB_90D	USB	USB_MINI_P
USB_MINI_N	USB_90D	USB	USB_MINI_N
USB_EXTD_P	USB_90D	USB	USB_EXTD_P
USB_EXTD_N	USB_90D	USB	USB_EXTD_N
USB_CAMERA_P	USB_90D	USB	USB_CAMERA_P
USB_CAMERA_N	USB_90D	USB	USB_CAMERA_N
USB_BT_P	USB_90D	USB	USB_BT_P
USB_BT_N	USB_90D	USB	USB_BT_N
USB_TPAD_P	USB_90D	USB	USB_TPAD_P
USB_TPAD_N	USB_90D	USB	USB_TPAD_N
USB_IR_P	USB_90D	USB	USB_IR_P
USB_IR_N	USB_90D	USB	USB_IR_N
USB_EXTB_P	USB_90D	USB	USB_EXTB_P
USB_EXTB_N	USB_90D	USB	USB_EXTB_N
USB_EXCARD_P	USB_90D	USB	USB_EXCARD_P
USB_EXCARD_N	USB_90D	USB	USB_EXCARD_N
USB_EXTC_P	USB_90D	USB	USB_EXTC_P
USB_EXTC_N	USB_90D	USB	USB_EXTC_N
MCP_USB_BIAS	MCP_USB_BIAS		MCP_USB_BIAS_GND
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK
HDA_BIT_CLK_R	HDA_55S	HDA	HDA_BIT_CLK_R
HDA_SYNC	HDA_55S	HDA	HDA_SYNC
HDA_SYNC_R	HDA_55S	HDA	HDA_SYNC_R
HDA_RST_L	HDA_55S	HDA	HDA_RST_L
HDA_RST_L	HDA_55S	HDA	HDA_RST_L
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT_R
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP_HDA_PULLDN_COMP
PM_CLK32K_SUSCLK_R	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R
PM_CLK32K_SUSCLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK
SPI_CLK_R	SPI_55S	SPI	SPI_CLK_R
SPI_CLK	SPI_55S	SPI	SPI_CLK
SPI_MOSI_R	SPI_55S	SPI	SPI_MOSI_R
SPI_MOSI	SPI_55S	SPI	SPI_MOSI
SPI_MISO	SPI_55S	SPI	SPI_MISO
SPI_MISO_R	SPI_55S	SPI	SPI_MISO_R
SPI_CS0_R_L	SPI_55S	SPI	SPI_CS0_R_L
SPI_CS0_L	SPI_55S	SPI	SPI_CS0_L

MCP Constraints 2

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER: D 051-8071

SCALE: NONE SHEET: 91 OF 98

MCP RGMI (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD	18
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND	18
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M_BUF0 R	18 33
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1	32 33
ENET_INTR_I	ENET_MII_55S	ENET_MII	ENET_INTR L	
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET MDIO	18 32
ENET_MDC	ENET_MII_55S	ENET_MII	ENET MDC	18 32
ENET_PWRDWN_I	ENET_MII_55S	ENET_MII	ENET PWRDWN L	
ENET_CLK125M_BUF0	ENET_MII_55S	ENET_MII	ENET CLK125M_RXCLK R	32
ENET_CLK125M_BUF0	ENET_MII_55S	ENET_MII	ENET CLK125M_RXCLK	18 32
ENET_RXD<0>	ENET_MII_55S	ENET_MII	ENET RXD R<3..0>	32
ENET_RXD<0>	ENET_MII_55S	ENET_MII	ENET RXD<0>	18 32
ENET_RXD<3..1>	ENET_MII_55S	ENET_MII	ENET RXD<3..1>	18 32
ENET_RXD<3..1>	ENET_MII_55S	ENET_MII	ENET RX_CTRL	18 32
ENET_TXD<0>	ENET_MII_55S	ENET_MII	ENET CLK125M_TXCLK	18 32
ENET_TXD<0>	ENET_MII_55S	ENET_MII	ENET TXD<0>	18 32
ENET_TXD<3..1>	ENET_MII_55S	ENET_MII	ENET TXD<3..1>	18 32
ENET_TXD<3..1>	ENET_MII_55S	ENET_MII	ENET TX_CTRL	18 32
ENET_RESET_L	ENET_MII_55S	ENET_MII	ENET RESET L	18 32
ENET_MDI_P<3..0>	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>	32 34
ENET_MDI_N<3..0>	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>	32 34

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

**Ethernet Constraints**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE: D DRAWING NUMBER: 051-8071 REV: B
	SCALE: NONE SHEET: 92 OF 98

8

7

6

5

4

3

2

1

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			35 37
	PHYSICAL	SPACING		
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_P	35 37
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_N	35 37
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_P	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N	35 37
Port 2 Not Used				

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

FireWire Constraints

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-8071 B

SCALE SHEET OF

NONE 93 OF 98

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB 550	2000	SMBUS_SMC_A_S3_SCL	7 44
SMBUS_SMC_A_S3_SDA	SMB 550	2000	SMBUS_SMC_A_S3_SDA	7 44
SMBUS_SMC_B_S0_SCL	SMB 550	2000	SMBUS_SMC_B_S0_SCL	44
SMBUS_SMC_B_S0_SDA	SMB 550	2000	SMBUS_SMC_B_S0_SDA	44
SMBUS_SMC_O_S0_SCL	SMB 550	2000	SMBUS_SMC_O_S0_SCL	44
SMBUS_SMC_O_S0_SDA	SMB 550	2000	SMBUS_SMC_O_S0_SDA	44
SMBUS_SMC_BSA_SCL	SMB 550	2000	SMBUS_SMC_BSA_SCL	7 44
SMBUS_SMC_BSA_SDA	SMB 550	2000	SMBUS_SMC_BSA_SDA	7 44
SMBUS_SMC_MGMT_SCL	SMB 550	2000	SMBUS_SMC_MGMT_SCL	44
SMBUS_SMC_MGMT_SDA	SMB 550	2000	SMBUS_SMC_MGMT_SDA	44

### SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	60
	1TO1_DIFFPAIR		CHGR_CSI_N	60
CHGR_CSD	1TO1_DIFFPAIR		CHGR_CSD_P	60
	1TO1_DIFFPAIR		CHGR_CSD_N	60

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com


### SMC Constraints

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	94	98

8

7

6

5

4

3

2

1

GDDR3 Frame Buffer Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR3\_4055SE, GDDR3\_40SE, and GDDR3\_80D.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR3\_CLK, GDDR3\_CMD, GDDR3\_DATA, and GDDR3\_DQS.

From T18 MXM:

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP\_100D and LVDS\_100D.

Two tables side-by-side. Left table has 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Right table has 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Both include DISPLAYPORT and LVDS rows.

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001\_V0D), Sections 2.5.3 & 2.5.4.

MUXGFX Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Lists various net types like LVDS\_A\_CLK\_P, LVDS\_A\_DATA, LVDS\_B\_CLK\_P, LVDS\_B\_DATA, DP\_ML, DP\_AUX\_CH, etc.

GDDR3 FB A/B Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Lists net types for FB A and FB B, such as FB\_A\_CLK\_P<0>, FB\_A\_CLK\_N<0>, FB\_A\_CLK\_P<1>, etc.

G96 Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Lists net types for GPU G96, such as GPU\_CLK27M, GPU\_CLK27M\_SS, LVDS\_EG\_A\_CLK\_P, etc.

GDDR3 FB C/D Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Lists net types for FB C and FB D, such as FB\_C\_CLK\_P<0>, FB\_C\_CLK\_N<0>, FB\_C\_CLK\_P<1>, etc.

GPU (G96) Constraints

SYNC\_MASTER=M98\_MLS SYNC\_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Inc. logo and drawing information including DRAWING NUMBER (D 051-8071), SCALE (NONE), SHEET (95 OF 98), and REV. (B).

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_L101_558	*	+1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_L101_558	*	+1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR			+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2:1_SPACING	?
THERM	*	+2:1_SPACING	?
AUDIO	*	+2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V8_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P20M
MEM_CMD	GND	*	GND_P20M
MEM_CTRL	GND	*	GND_P20M
MEM_DATA	GND	*	GND_P20M
MEM_DQS	GND	*	GND_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_40S_VDD	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_70D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_70D_VDD	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_90D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
USB_90D	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
MCP_DV_COMP	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
MCP_MEM_COMP	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
MCP_M11_COMP	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
MCP_USB_RBIAS	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
MCP_DV_COMP	*	OVERWRITE	OVERWRITE	0.25 MM	250 MIL	OVERWRITE	OVERWRITE
CPU_27P4S	BOTTOM	OVERWRITE	OVERWRITE	0.23 MM	100 MIL	OVERWRITE	OVERWRITE

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	ISL4, ISL9	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE
MEM_40S_VDD	ISL3, ISL10	N	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE
MEM_70D	ISL4, ISL9	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE
MEM_70D_VDD	ISL3, ISL10	N	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE

Ground-referenced memory signals (DQ,DQM,DQS) MAY route on ISL9 (VDD-referenced plane)but not next to VDD island.  
Forces power-referenced memory signals (CLK,ADDR,CTRL) to not route on ISL3, ISL4 & ISL10(GND-referenced planes).

### Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	BGA	100_DIFF_BGA
DP_100D	BGA	100_DIFF_BGA
SATA_100D	BGA	100_DIFF_BGA

### FLASH MEMORY BUS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FLASH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

### Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_70D	BOTTOM			0.127 MM	6.35 MM		

### M99 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENETCONN P<3_0>	ENETCONN P<3_0>	ENETCONN P<3_0>	34
ENETCONN R<3_0>	ENETCONN R<3_0>	ENETCONN R<3_0>	34
SATA_QDD R2D UP P	SATA_QDD R2D UP P	SATA_QDD R2D UP P	38
SATA_QDD R2D UP N	SATA_QDD R2D UP N	SATA_QDD R2D UP N	38
SATA_QDD D2R UP P	SATA_QDD D2R UP P	SATA_QDD D2R UP P	38
SATA_QDD D2R UP N	SATA_QDD D2R UP N	SATA_QDD D2R UP N	38
SATA_HDD R2D UP P	SATA_HDD R2D UP P	SATA_HDD R2D UP P	38
SATA_HDD R2D UP N	SATA_HDD R2D UP N	SATA_HDD R2D UP N	38
SATA_HDD D2R UP P	SATA_HDD D2R UP P	SATA_HDD D2R UP P	38
SATA_HDD D2R UP N	SATA_HDD D2R UP N	SATA_HDD D2R UP N	38
MCPCOREIHSN P	MCPCOREIHSN P	MCPCOREIHSN P	46 64
MCPCOREIHSN N	MCPCOREIHSN N	MCPCOREIHSN N	46 64
CPUTIMENS D2 P	CPUTIMENS D2 P	CPUTIMENS D2 P	47
CPUTIMENS D2 N	CPUTIMENS D2 N	CPUTIMENS D2 N	47
CPU_THERMD P	CPU_THERMD P	CPU_THERMD P	10 47
CPU_THERMD N	CPU_THERMD N	CPU_THERMD N	10 47
GPUMIMENS D P	GPUMIMENS D P	GPUMIMENS D P	47
GPUMIMENS D N	GPUMIMENS D N	GPUMIMENS D N	47
GPU_TDIODE P	GPU_TDIODE P	GPU_TDIODE P	47 75
GPU_TDIODE N	GPU_TDIODE N	GPU_TDIODE N	47 75
MCPIMMENS D P	MCPIMMENS D P	MCPIMMENS D P	7 47
MCPIMMENS D N	MCPIMMENS D N	MCPIMMENS D N	7 47
MCP_THERMIODE P	MCP_THERMIODE P	MCP_THERMIODE P	21 47
MCP_THERMIODE N	MCP_THERMIODE N	MCP_THERMIODE N	21 47
IV05CPUISNS R P	IV05CPUISNS R P	IV05CPUISNS R P	46
IV05CPUISNS R N	IV05CPUISNS R N	IV05CPUISNS R N	46
DDRISNS R P	DDRISNS R P	DDRISNS R P	46
DDRISNS R N	DDRISNS R N	DDRISNS R N	46
GPUISENS P	GPUISENS P	GPUISENS P	46
GPUISENS N	GPUISENS N	GPUISENS N	46
IV05CPU P	IV05CPU P	IV05CPU P	46 65
IV05CPU N	IV05CPU N	IV05CPU N	46 65
DDRISNS P	DDRISNS P	DDRISNS P	46
DDRISNS N	DDRISNS N	DDRISNS N	46
P1V8GPU P	P1V8GPU P	P1V8GPU P	46
P1V8GPU N	P1V8GPU N	P1V8GPU N	46
ISNS CPU P	ISNS CPU P	ISNS CPU P	45
ISNS CPU N	ISNS CPU N	ISNS CPU N	45
GND	GND	GND	
PP3V3_S5	PP3V3_S5	PP3V3_S5	7 8
PP3V3_S0	PP3V3_S0	PP3V3_S0	7 8 9
PP1V5_S0	PP1V5_S0	PP1V5_S0	
P1V8GPUISNS P	P1V8GPUISNS P	P1V8GPUISNS P	46
P1V8GPUISNS N	P1V8GPUISNS N	P1V8GPUISNS N	46
P1V8GPUISNS E P	P1V8GPUISNS E P	P1V8GPUISNS E P	46
P1V8GPUISNS E N	P1V8GPUISNS E N	P1V8GPUISNS E N	46
NF_CLE R	NF_CLE R	NF_CLE R	96
NF_ALE R	NF_ALE R	NF_ALE R	96
NF_CEO L R	NF_CEO L R	NF_CEO L R	96
NF_CEL L R	NF_CEL L R	NF_CEL L R	96
NF_REO L R	NF_REO L R	NF_REO L R	96
NF_WEO L R	NF_WEO L R	NF_WEO L R	96
NF_CLE	NF_CLE	NF_CLE	96
NF_ALE	NF_ALE	NF_ALE	96
NF_CEO L	NF_CEO L	NF_CEO L	96
NF_CEL L	NF_CEL L	NF_CEL L	96
NF_REO L	NF_REO L	NF_REO L	96
NF_WEO L	NF_WEO L	NF_WEO L	96

### M99 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCIE_CLK100M MINI CONN P	PCIE_CLK100M MINI CONN P	PCIE_CLK100M MINI CONN P	7 30
PCIE_CLK100M MINI CONN N	PCIE_CLK100M MINI CONN N	PCIE_CLK100M MINI CONN N	7 30
CHGR CSI R P	CHGR CSI R P	CHGR CSI R P	60
CHGR CSI R N	CHGR CSI R N	CHGR CSI R N	60
CHGR CSO R P	CHGR CSO R P	CHGR CSO R P	45 60
CHGR CSO R N	CHGR CSO R N	CHGR CSO R N	45 60
USB2_EXTA_MIXED P	USB2_EXTA_MIXED P	USB2_EXTA_MIXED P	39
USB2_EXTA_MIXED N	USB2_EXTA_MIXED N	USB2_EXTA_MIXED N	39
USB2_LT1 P	USB2_LT1 P	USB2_LT1 P	7 39
USB2_LT1 N	USB2_LT1 N	USB2_LT1 N	7 39
CONN_TPAD_USB P	CONN_TPAD_USB P	CONN_TPAD_USB P	
CONN_TPAD_USB N	CONN_TPAD_USB N	CONN_TPAD_USB N	
USB_CAMERA CONN P	USB_CAMERA CONN P	USB_CAMERA CONN P	7 30
USB_CAMERA CONN N	USB_CAMERA CONN N	USB_CAMERA CONN N	7 30
CONN_USB2_ST P	CONN_USB2_ST P	CONN_USB2_ST P	7 30
CONN_USB2_ST N	CONN_USB2_ST N	CONN_USB2_ST N	7 30
USB_LT2 P	USB_LT2 P	USB_LT2 P	7 39
USB_LT2 N	USB_LT2 N	USB_LT2 N	7 39
USB2_EXCARD CONN P	USB2_EXCARD CONN P	USB2_EXCARD CONN P	7 31
USB2_EXCARD CONN N	USB2_EXCARD CONN N	USB2_EXCARD CONN N	7 31
DP_IG_AUX_CH_C P	DP_IG_AUX_CH_C P	DP_IG_AUX_CH_C P	81
DP_IG_AUX_CH_C N	DP_IG_AUX_CH_C N	DP_IG_AUX_CH_C N	81
PCIE_CLK100M FC P	PCIE_CLK100M FC P	PCIE_CLK100M FC P	60
PCIE_CLK100M FC N	PCIE_CLK100M FC N	PCIE_CLK100M FC N	60
PCIE_FC R2D C P	PCIE_FC R2D C P	PCIE_FC R2D C P	
PCIE_FC R2D C N	PCIE_FC R2D C N	PCIE_FC R2D C N	
PCIE_FC D2R P	PCIE_FC D2R P	PCIE_FC D2R P	
PCIE_FC D2R N	PCIE_FC D2R N	PCIE_FC D2R N	
PCIE_FC R2D P	PCIE_FC R2D P	PCIE_FC R2D P	
PCIE_FC R2D N	PCIE_FC R2D N	PCIE_FC R2D N	
PCIE_CLK100M EXCARD CONN N	PCIE_CLK100M EXCARD CONN N	PCIE_CLK100M EXCARD CONN N	7 31
PCIE_CLK100M EXCARD CONN P	PCIE_CLK100M EXCARD CONN P	PCIE_CLK100M EXCARD CONN P	7 31
SPKRAMP_L1_OUT P	SPKRAMP_L1_OUT P	SPKRAMP_L1_OUT P	7 56 57
SPKRAMP_L1_OUT N	SPKRAMP_L1_OUT N	SPKRAMP_L1_OUT N	7 56 57
SPKRAMP_L2_OUT P	SPKRAMP_L2_OUT P	SPKRAMP_L2_OUT P	7 56 57
SPKRAMP_L2_OUT N	SPKRAMP_L2_OUT N	SPKRAMP_L2_OUT N	7 56 57
SPKRAMP_R1_OUT P	SPKRAMP_R1_OUT P	SPKRAMP_R1_OUT P	7 56 57
SPKRAMP_R1_OUT N	SPKRAMP_R1_OUT N	SPKRAMP_R1_OUT N	7 56 57
SPKRAMP_R2_OUT P	SPKRAMP_R2_OUT P	SPKRAMP_R2_OUT P	7 56 57
SPKRAMP_R2_OUT N	SPKRAMP_R2_OUT N	SPKRAMP_R2_OUT N	7 56 57
SPKRAMP_LFE_OUT P	SPKRAMP_LFE_OUT P	SPKRAMP_LFE_OUT P	7 56 57
SPKRAMP_LFE_OUT N	SPKRAMP_LFE_OUT N	SPKRAMP_LFE_OUT N	7 56 57
USB_EXTC P	USB_EXTC P	USB_EXTC P	20 91 98
USB_EXTC N	USB_EXTC N	USB_EXTC N	20 91 98
USB_LT3 P	USB_LT3 P	USB_LT3 P	7 98
USB_LT3 N	USB_LT3 N	USB_LT3 N	7 98

### Project Specific Constraints

SYNC\_MASTER=M99\_MLS SYNC\_DATE=04/01/2008

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	96	98	



M99 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MILS OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				ML, PFF, BGA				MM	16.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	+50_OHM_SE	+50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.135 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
2704_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
2704_OHM_SE	*	Y	0.250 MM	0.250 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P1MM	*	-DEFAULT	?
BGA_P2MM	*	-DEFAULT	?
BGA_P3MM	*	-DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DTB	FSB_DTB	BGA	BGA_P3MM

NOTE: From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC\_MASTER=M98\_MLS SYNC\_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SCALE	DRAWING NUMBER	REV.
NONE	D 051-8071	B
SHEET	OF	
97	98	

Port Power Switch

LEFT USB PORT C



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0638	1	CONN_RCPT_USB_HB_4P	JC320	CRITICAL	

www.laptop-schematics.com

www.laptop-schematics.com

**PROJECT SPECIFIC CONNS**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	98	98	