

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
				DATE	DATE
D		66943	PRODUCTION RELEASED	02/02/09	

SCHEMATIC, MBP15", "Contuba" MLB

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	T18_MLB	12/12/2007
3	3	Power Block Diagram	T18_MLB	12/12/2007
4	4	Power Block Diagram	N/A	N/A
5	5	BOM Configuration	N/A	N/A
6	6	JTAG Scan Chain	DDR	07/22/2008
7	7	Functional / ICT Test	N/A	N/A
8	8	Power Aliases	(MASTER)	(MASTER)
9	9	Signal Aliases	(MASTER)	(MASTER)
10	10	CPU FSB	M87_MLB	10/17/2007
11	11	CPU Power & Ground	M87_MLB	10/17/2007
12	12	CPU Decoupling & VID	M87_MLB	10/17/2007
13	13	eXtended Debug Port(MiniXDP)	M99_MLB	01/08/2008
14	14	MCP CPU Interface	T18_MLB	06/18/2008
15	15	MCP Memory Interface	T18_MLB	06/18/2008
16	16	MCP Memory Misc	T18_MLB	06/18/2008
17	17	MCP PCIe Interfaces	T18_MLB	06/18/2008
18	18	MCP Ethernet & Graphics	T18_MLB	06/18/2008
19	19	MCP PCI & LPC	T18_MLB	06/18/2008
20	20	MCP SATA & USB	T18_MLB	06/18/2008
21	21	MCP HDA & MISC	T18_MLB	06/18/2008
22	22	MCP Power & Ground	T18_MLB	06/18/2008
23	24	MCP79 A01 Silicon Support	T18_MLB	03/31/2008
24	25	MCP Standard Decoupling	T18_MLB	06/18/2008
25	26	MCP Graphics Support	AMASON_M98_MLB	06/18/2008
26	28	SB Misc	T18_MLB	12/17/2007
27	29	FSB/DDR3/FRAMEBUF Vref Margining	DDR	07/22/2008
28	31	DDR3 SO-DIMM Connector A	DDR	07/22/2008
29	32	DDR3 SO-DIMM Connector B	DDR	07/22/2008
30	33	DDR3 Support	T18_MLB	06/18/2008
31	34	Right Clutch Connector	YITE_M98_MLB	07/02/2008
32	35	ExpressCard Connector	YITE_M98_MLB	07/02/2008
33	37	Ethernet PHY (RTL8211CL)	SUMA_M98_MLB	07/01/2008
34	38	Ethernet & AirPort Support	SUMA_M98_MLB	07/01/2008
35	39	Ethernet Connector	SUMA_M98_MLB	07/01/2008
36	41	FireWire LLC/PHY (FW643)	SENSOR	08/14/2008
37	42	FireWire Port Power	K19_MLB	11/02/2008
38	43	FireWire Ports	SENSOR	08/14/2008
39	45	SATA Connectors	CHANG_M98_MLB	07/01/2008
40	46	External USB Connectors	AMASON_M98_MLB	07/02/2008
41	48	Front Flex Support	CHANG_M98_MLB	07/01/2008
42	49	SMC	T18_MLB	06/18/2008
43	50	SMC Support	AMASON_M98_MLB	06/18/2008
44	51	LPC+SPI Debug Connector	CHANG_M98_MLB	07/01/2008
45	52	M98 SMBus Connections	DDR	07/22/2008


Page	(.csa)	Contents	Sync	Date
46	53	Current & Voltage Sensing	SENSOR	08/14/2008
47	54	Current Sensing	SENSOR	08/14/2008
48	55	Thermal Sensors	SENSOR	08/14/2008
49	56	Fan Connectors	M87_MLB	10/17/2007
50	57	WELLSPRING 1	AMASON_M98_MLB	06/18/2008
51	58	WELLSPRING 2	PWRSQNC	05/12/2008
52	59	Sudden Motion Sensor (SMS)	SENSOR	08/14/2008
53	61	SPI ROM	CHANG_M98_MLB	07/01/2008
54	62	AUDIO:CODEC	AUDIO	07/09/2008
55	63	AUDIO: LINE IN	AUDIO	07/09/2008
56	65	AUDIO: HEADPHONE AMP	AUDIO	07/09/2008
57	66	AUDIO:SPEAKER AMP	AUDIO	07/09/2008
58	67	AUDIO: JACKS	AUDIO	07/09/2008
59	68	AUDIO: JACK TRANSLATORS	AUDIO	07/09/2008
60	69	DC-In & Battery Connectors	T18_MLB	12/06/2007
61	70	PBus Supply & Battery Charger	M99_MLB	12/10/2007
62	71	IMVP6 CPU VCore Regulator	M87_MLB	10/17/2007
63	72	5V / 3.3V Power Supply	M99_MLB	01/09/2008
64	73	1.5V DDR3 Supply	M99_MLB	12/13/2007
65	75	5V_S0 / MCP Core Regulator	M99_MLB	01/08/2008
66	76	CPU VTT Power Supply	M99_MLB	12/14/2007
67	77	Misc Power Supplies	M99_MLB	12/14/2007
68	78	Power Control	PWRSQNC	05/12/2008
69	79	Power FETs	PWRSQNC	05/12/2008
70	80	NV G96 PCI-E	MUXGFX	07/10/2008
71	81	NV G96 Core/FB Power	MUXGFX	07/10/2008
72	82	NV G96 Frame Buffer I/F	MUXGFX	07/10/2008
73	84	GDDR3 Frame Buffer A (Top)	MUXGFX	07/10/2008
74	85	GDDR3 Frame Buffer B (Top)	MUXGFX	07/10/2008
75	86	NV G96 GPIO/MIO/Misc	MUXGFX	07/10/2008
76	87	G96 GPIOs & Straps	MUXGFX	07/09/2008
77	88	NV G96 Video Interfaces	MUXGFX	07/10/2008
78	89	GPU (G84M) Core Supply	M87_MLB	10/17/2007
79	90	LVDS Display Connector	MUXGFX	02/25/2008
80	93	Muxed Graphics Support	MUXGFX	07/10/2008
81	94	DisplayPort Connector	MUXGFX	07/10/2008
82	95	1.1V / 1V8 FB Power Supply	MUXGFX	07/10/2008
83	96	Graphics MUX (GMUX)	MUXGFX	07/10/2008
84	97	LCD BACKLIGHT DRIVER	YITE_M98_MLB	07/02/2008
85	98	LCD Backlight Support	YITE_M98_MLB	07/02/2008
86	99	Misc Power Supplies	MUXGFX	02/01/2008
87	100	CPU/FSB Constraints	MUXGFX	02/18/2008
88	101	Memory Constraints	MUXGFX	02/18/2008
89	102	MCP Constraints 1	MUXGFX	02/18/2008
90	103	MCP Constraints 2	MUXGFX	02/18/2008

Page	(.csa)	Contents	Sync	Date
91	104	Ethernet Constraints	MUXGFX	02/18/2008
92	105	FireWire Constraints	MUXGFX	02/18/2008
93	106	SMC Constraints	MUXGFX	02/18/2008
94	107	GPU (G96) Constraints	MUXGFX	02/18/2008
95	108	Project Specific Constraints	MUXGFX	02/21/2008
96	109	PCB Rule Definitions	M99_MLB	01/22/2008

02/02/2009

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Mon Feb 2 12:03:38 2009

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX :	_____	DRAPTER	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
THIRD ANGLE PROJECTION		DRAWING NUMBER		051-7902	REV. D
					SHT 1 OF 109



System Block Diagram


SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7902	REV. D
	SCALE NONE	SHEET 2	OF 109

M98A POWER SYSTEM ARCHITECTURE



Power Block Diagram
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHEET	OF	TOTAL
NONE	3	OF	109

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1


Power Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	<small>SIZE</small> D	<small>DRAWING NUMBER</small> 051-7902	<small>REV.</small> D
	<small>SCALE</small> NONE	<small>SHT</small> 4	<small>OF</small> 109

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9911	PCBA, 2.4GHZ, 256SAM_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6DZ, CPU_2_4GHZ, FB_256_SAMSUNG, AUDIO_HB
630-9912	PCBA, 2.4GHZ, 256HYN_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6EA, CPU_2_4GHZ, FB_256_HYNIX, AUDIO_HB
630-9913	PCBA, 2.5GHZ, 512SAM_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6EB, CPU_2_5GHZ, FB_512_SAMSUNG, AUDIO_HB
630-9914	PCBA, 2.5GHZ, 512QIM_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6EC, CPU_2_5GHZ, FB_512_QIMONDA, AUDIO_HB
630-9915	PCBA, 2.8GHZ, 512SAM_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6ED, CPU_2_8GHZ, FB_512_SAMSUNG, AUDIO_HB
630-9916	PCBA, 2.8GHZ, 512QIM_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6EE, CPU_2_8GHZ, FB_512_QIMONDA, AUDIO_HB
630-9949	PCBA, 2.66GHZ, 512SAM_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6MT, CPU_2_66GHZ, FB_512_SAMSUNG, AUDIO_HB
630-9950	PCBA, 2.66GHZ, 512QIM_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6MU, CPU_2_66GHZ, FB_512_QIMONDA, AUDIO_HB
630-9951	PCBA, 2.93GHZ, 512SAM_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6N1, CPU_2_93GHZ, FB_512_SAMSUNG, AUDIO_HB
630-9952	PCBA, 2.93GHZ, 512QIM_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6N2, CPU_2_93GHZ, FB_512_QIMONDA, AUDIO_HB
630-9956	PCBA, 2.5GHZ, 512HYN_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6VG, CPU_2_5GHZ, FB_512_HYNIX, AUDIO_HB
630-9957	PCBA, 2.66GHZ, 512HYN_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6VH, CPU_2_66GHZ, FB_512_HYNIX, AUDIO_HB
630-9958	PCBA, 2.8GHZ, 512HYN_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6VJ, CPU_2_8GHZ, FB_512_HYNIX, AUDIO_HB
630-9959	PCBA, 2.93GHZ, 512HYN_VRAM, HB_AUDIO, M98A	M98_COMMON, EEE_6VK, CPU_2_93GHZ, FB_512_HYNIX, AUDIO_HB

BOM Groups

BOM GROUP	BOM OPTIONS
M98_COMMON	ALTERNATE, COMMON, M98_COMMON1, M98_COMMON2, M98_COMMON3, M98_DEBUG, M98_PROGPARTS
M98_COMMON1	ONEWIRE_PU, ISL6258A, MEMRESET_HW, MEMRESET_MCP, MCP_B03, MCP_PROD, MCPSEQ_SMC
M98_COMMON2	FW_LVG_NEW, BKLT_PLL_NOT, BMON_PROD, MIKEY, BOOT_MODE_USER, GPUVID_1P00V, MUXGFX
M98_COMMON3	DPMUX_EN_S0, DP_ESD, EG_PWRSEQ_HW, DP_CA_DET_EG_PLD, MCP_CS1_NO, NO_VREFMRGN, PROD_DIGSMS
M98_DEBUG	SMC_DEBUG_YES, XDP, LPCPLUS_NOT
M98_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG

BOM GROUP	BOM OPTIONS
FB_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG
FB_256_HYNIX	VRAM4, VRAM_256_HYNIX
FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG
FB_512_HYNIX	VRAM4, VRAM_512_HYNIX
FB_512_QIMONDA	VRAM4, VRAM_512_QIMONDA

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6DZ]	CRITICAL	EEE_6DZ
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6EA]	CRITICAL	EEE_6EA
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6EB]	CRITICAL	EEE_6EB
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6EC]	CRITICAL	EEE_6EC
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6ED]	CRITICAL	EEE_6ED
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6EE]	CRITICAL	EEE_6EE
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6MT]	CRITICAL	EEE_6MT
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6MU]	CRITICAL	EEE_6MU
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6N1]	CRITICAL	EEE_6N1
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6N2]	CRITICAL	EEE_6N2
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6VG]	CRITICAL	EEE_6VG
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6VH]	CRITICAL	EEE_6VH
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6VJ]	CRITICAL	EEE_6VJ
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6VK]	CRITICAL	EEE_6VK

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3680	1	IC, PDC, LQDZ, FRQ, 2.40, 25W, 1066, R0, 3M, BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3681	1	IC, PDC, SLGEX, FRQ, 2.53, 35W, 1066, R0, 6M, BGA	U1000	CRITICAL	CPU_2_5GHZ
337S3710	1	IC, PDC, SLGEM, FRQ, 2.66, 35W, 1066, R0, 6M, BGA	U1000	CRITICAL	CPU_2_66GHZ
337S3682	1	IC, PDC, SLGEM, FRQ, 2.80, 35W, 1066, R0, 6M, BGA	U1000	CRITICAL	CPU_2_8GHZ
337S3711	1	IC, PDC, SLGEP, FRQ, 2.93, 35W, 1066, R0, 6M, BGA	U1000	CRITICAL	CPU_2_93GHZ
338S0635	1	IC, GMCP, MCP79-B02, 35x35MM, BGA1437	U1400	CRITICAL	MCP_B02
338S0710	1	IC, MCP79XT-B3, 35X35MM, BGA1437	U1400	CRITICAL	MCP_B03
338S0694	1	IC, RTL8251CA-VB-GR, 10GE TRANSCEIVER, 48P TQFP	U3700	CRITICAL	
338S0654	1	IC, FW43-E, 1394B PHY/ORCI LINK/PCI-E, 12	U4100	CRITICAL	
341S2384	1	IR, ENCORE II, CY7C63803-LQXC	U4800	CRITICAL	
338S0563	1	IC, SMC, HSB/2117, 9MMX9MM, TLP	U4900	CRITICAL	SMC_BLANK
341S2448	1	IC, SMC, DEVELOPMENT, M98	U4900	CRITICAL	SMC_PROG
341S2383	1	IC, PSOC +W/USB, 56PIN, MLF, M98	U5701	CRITICAL	TPAD_PROG
335S0384	1	IC, 32MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK
341S2447	1	IC, EFI ROM, DEVELOPMENT, M98	U6100	CRITICAL	BOOTROM_PROG
514-0612	1	CONN, RCPT, S/PDIF, 3.5MM, COMBO, XCVR, FL	J6700	CRITICAL	AUDIO_NOHB
514-0634	1	CONN, RCPT, S/PDIF, 3.5MM, COMBO, HB, FL	J6700	CRITICAL	AUDIO_HB
514-0613	1	CONN, RCPT, S/PDIF, 3.5MM, COMBO, RX, FL	J6750	CRITICAL	AUDIO_NOHB
514-0635	1	CONN, RCPT, S/PDIF, 3.5MM, COMBO, RX, HB, FL	J6750	CRITICAL	AUDIO_HB
353S2312	1	IC, ISL6236C, DUAL PWM CNT1, QFN32	U7500	CRITICAL	
338S0554	1	IC, GPU, 55nm, NV G96-GS, BGA969, LF	U8000	CRITICAL	
333S0482	4	IC, SGRAM, GDDR3, 16Mx32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0483	4	IC, SGRAM, GDDR3, 16Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX
333S0481	4	IC, SGRAM, GDDR3, 32Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0506	4	IC, SGRAM, GDDR3, 32Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_HYNIX
333S0472	4	IC, SGRAM, GDDR3, 32Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_QIMONDA
341S2272	1	IC, HDCP ROM, NVG96, 8 PIN SOIC, LF, HF	U8770	CRITICAL	HDCP_YES

Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0603	138S0602		ALL	Murata alt to Samsung
353S1681	353S1294		ALL	LM7011, ORAMP, QM9
152S0276	152S0683		ALL	Maglayers alt to Delta/Vishay
341S2367	341S2366		ALL	Macronix alt to SST
152S0876	152S0867		ALL	Maglayers alt to Delta
157S0058	157S0055		ALL	Delta alt to TDK Magnetics
152S0915	152S0796		ALL	Maglayers alt to Cytac 180
128S0262	128S0220		ALL	Kemet alt to Sanyo
127S0108	127S0062		ALL	Robt alt to Kemet
338S0714	338S0554		ALL	Low Leakage QM9 GPU

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7902	1	SCHEM, FIBBA, M98	SCH	CRITICAL	
820-2532	1	PCBF, FIBBA, M98	PCB	CRITICAL	

BOM Configuration

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7902	REV. D
	SCALE NONE	SHEET 5	OF 109

1.05V TO 3.3V LEVEL TRANSLATOR (M98: ON ICT FIXTURE)



JTAG Scan Chain

SYNC_MASTER=DDR SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	6	109	

Functional Test Points


Fan Connectors

FUNC_TEST




LVDS Connectors

FUNC_TEST




Speaker Connectors

FUNC_TEST




SATA ODD Connectors

FUNC_TEST




EXCARD Connector

FUNC_TEST




POWER RAILS



ICT Test Points


CPU FSB NO_TESTS



IPD_FLEX_CONN



KEYBOARD CONN



Functional / ICT Test

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	7	109




Power Aliases		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	
NONE	8	109	

Thermal Module Holes




Frame Holes




Extra FSB Pull-ups


Exist in MRB but not Intel designs. Here for CYA. If found to be necessary, will move to page14.csa




Bosses for VRAM HS




CPU signals




GMUX ALIASES



AUDIO ALIASES




ETHERNET ALIASES




MCP79 PCIe PRSNT# Straps

These need work. Add other PRSNT# straps if needed.



Digital Ground




Signal Aliases


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	9	109



LAYOUT NOTE:
 COMPO,2 CONNECT WITH ZO=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMPL,3 CONNECT WITH ZO=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

CPU FSB
 SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



CPU Power & Ground
 SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	11	OF	109


CPU VCORE HF AND BULK DECOUPLING



VCCP (CPU I/O) DECOUPLING



VCCA (CPU AVdd) DECOUPLING




CPU Decoupling & VID

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	12	109

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0620 adapter board to support CPU, MCP debugging.


MCP79-specific pinout



← Direction of XDP module
Please avoid any obstructions on even-numbered side of J1300

eXtended Debug Port (MiniXDP)
SYNC_MASTER=M99_MLB SYNC_DATE=01/08/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE		SHT	OF
NONE		13	109




MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	NONE	SHT	15 OF 109




MCP Memory Misc
 SYNC_MASTER=T18_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT		OF
NONE	16		109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



PCI EXPRESS

MCP PCIe Interfaces

SYNC_MASTER=T18_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7902	REV. D
	SCALE NONE	SHEET 17	OF 109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable:
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HPD_DET.
NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V


GPIOs 57-59 (if LCD panel is used):
In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
Alias to DVI_HPD for systems using IFP for DVI.
Alias to GMUX_INT for systems with GMUX.
Alias to HPLUG_DET2 for other systems.
Pull-down (20k) required in all cases.

MCP Ethernet & Graphics
SYNC_MASTER=T18_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	18	109	



MCP PCI & LPC

SYNC_MASTER=T18_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	19		



MCP SATA & USB
 SYNC_MASTER=T18_MLB SYNC_DATE=06/18/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	20	109	

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency

Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0



SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

CONNECTS TO SMC FOR AUTOMATIC RECOVERY.


HDA Output Caps
For EMI Reduction on HDA interface



MCP HDA & MISC
 SYNC_MASTER=T18_MLB SYNC_DATE=06/18/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.
 DRAWING NUMBER: 051-7902
 SCALE: NONE SHEET: 21 OF 109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



46 24 8 =PPV05_S0_MCP
 23065 mA (A01, 1.2V)
 16996 mA (A01, 1.0V)

=PP1V05_S0_MCP_FSB 1139 mA 1182 mA (A01)

POWER

26 21 =PP3V3_G3_RTC
 10 uA (G3)
 80 uA (S0)

=PP3V3_S0_MCP 450 mA (A01)

=PP3V3_S5_MCP 16 mA 266 mA (A01)

=PP1V05_S5_MCP_VDD_AUXC 105 mA (A01)

MCP Power & Ground
 SYNC_MASTER=T18_MLB SYNC_DATE=06/18/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	22		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1

3.3V Interface Pull-ups

These internal pull-ups are missing in Revs A01 & A01P.



MCP79 A01 Silicon Support

SYNC_MASTER=T18_MLB SYNC_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	24	109



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Standard Decoupling

SYNC_MASTER=T18_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	25	109

8

7

6

5







4

3

2

1


WF: Checklist says 0-ohm resistor placeholder for ferrite bead.
 NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
 Apple: 1x 2.2uF 0402 (2.2 uF)



18	TP MCP RGB RED	==	NC MCP RGB RED
18	TP MCP RGB GREEN	==	NC MCP RGB GREEN
18	TP MCP RGB BLUE	==	NC MCP RGB BLUE
18	TP MCP RGB HSYNC	==	NC MCP RGB HSYNC
18	TP MCP RGB VSYNC	==	NC MCP RGB VSYNC
89 18	CRT IG R C PR	==	NC CRT IG R C PR
89 18	CRT IG G Y Y	==	NC CRT IG G Y Y
89 18	CRT IG B COMP PB	==	NC CRT IG B COMP PB
89 18	CRT IG HSYNC	==	NC CRT IG HSYNC
89 18	CRT IG VSYNC	==	NC CRT IG VSYNC
18	TP MCP RGB DAC RSET	==	NC MCP RGB DAC RSET
18	TP MCP RGB DAC VREF	==	NC MCP RGB DAC VREF
89 18	MCP TV DAC RSET	==	NC MCP TV DAC RSET
89 18	MCP TV DAC VREF	==	NC MCP TV DAC VREF
18	MCP CLK27M XTALIN	==	NC MCP CLK27M XTALIN
18	MCP CLK27M XTALOUT	==	NC MCP CLK27M XTALOUT

HDCP ROM

WF: Open question on which package option(s) nVidia can support.



MCP Graphics Support

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	26	109

8

7

6

5


4

3


2

1


RTC Power Sources




RTC Crystal



MCP 25MHz Crystal




MCP S0 PWRGD & CPU_VLD





MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.
 MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.
 SMC 99ms delay from ALL_SYS_PWRGD to IMVP_VR_ON plus IMVP6 delay for VR_PWRGOOD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).
 NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.

Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)




Reset Button



SB Misc

SYNC_MASTER=T18_MLB SYNC_DATE=12/17/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	28	109

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 NO_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF	FRAME BUFFER VREF
DAC channel	A	B	A	B	C	D
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55	0xFF
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-59.04 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA	51.15 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	1.248 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	1.042 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.426 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	1.5 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMEBUF Vref Margining
 SYNC_MASTER=DDR SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	29	109


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_A
 - =PP1V5_S3_MEM_A
 - =PP0V75_S0_MEM_VTT_A
 - =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA

BOM options provided by this page:
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



"Factory" (top) slot

DDR3 SO-DIMM Connector A

SYNC_MASTER=DDR SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	31		


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_B
 - =PP1V5_S3_MEM_B
 - =PP0V75_S0_MEM_VTT_B
 - =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA

BOM options provided by this page:
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)




"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B
 SYNC_MASTER=DDR SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	32		



5V S3 WLAN FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

AIRPORT

ALS CAMERA

BLUETOOTH

Right Clutch Connector
 SYNC_MASTER=YITE_M98_MLB SYNC_DATE=07/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	34	109	

EXPRESSCARD/34 FLEX CONNECTOR




ExpressCard Connector

SYNC_MASTER=YITE_M98_MLB SYNC_DATE=07/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	35		



=PP3V3_ENET_PHY
 (43mA typ - 1000base-T)
 (19mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

=PP1V05_ENET_PHY
 (221mA typ - 1000base-T)
 (7mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3_ENET_PHY for internal switcher.
 Alias to GND for external 1.05V supply.

=PP3V3_ENET_PHY_VDDREG
 If internal switcher is used, must place 1x 22uF &
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

=RTL8211_REGOUT
 If internal switcher is used, must place inductor within 5mm
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.
 If internal switcher is not used, VDDREG and REGOUT can float.

ENET_RESET_L is not asserted when WOL is active.
 Hence, RC (R3725 and C3725) are made NOSTUFF.

Reserved for EMI
 per Realtek request.

Configuration Settings:
 PHYAD = 01 (PHY Address 00001)
 AN[1:0] = 11 (Full auto-negotiation)
 RXDLY = 0 (RXCLK transitions with data)
 TXDLY = 0 (No TXCLK Delay)


Ethernet PHY (RTL8211CL)
 SYNC_MASTER=SUMA_M98_MLB SYNC_DATE=07/01/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	37	109	

WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




3.3V ENET FET

@ 2.5V Vgs: CRITICAL
 Rds(on) = 90mOhm max Q3810
 I(max) = 1.7A (85C) NTR4101P
 SOT-23-HP



MOBILE:
 Recommend aliasing PM_SLP_RMGT_L and =P3V3ENET_EN. Nets separated on ARB for alternate power options.


1.05V ENET FET



Non-ARB:
 Recommend aliasing PM_SLP_RMGT_L and =P1V05ENET_EN. Nets separated on ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.




PLACEMENT_NOTE=Place close to U1400

Ethernet & AirPort Support

SYNC_MASTER=SUMA_M98_MLB SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	38	109

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0636	1	CONN, RJ45, NR, 10/100TX	J3900	CRITICAL	

Ethernet Connector

SYNC_MASTER=SUMA_M98_MLB SYNC_DATE=07/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	39	109



FireWire LLC/PHY (FW643)

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER	REV.
	D 051-7902	D
SCALE	SHT	OF
NONE	41	109


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (system supply for bus power)
 - =PP3V3_FW_LATEVG_ACTIVE
 - =PPVP_FW_SUMNODE (power passthru summation node)


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - FW_PORT_FAULT_PU

FireWire Port Power Switch



Late-Vg Event Detection



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
740S0080	1	LITTLEFUSE, 1.5A RESETTABLE 24V	F4260	CRITICAL	


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0145	1	RES,MTL FILM,2.0M,5%,0402,SM,LF	R4219		FW_LVG_OLD
116S0082	1	RES,MTL FILM,4.7K,5%,0402,SM,LF	R4260		FW_LVG_OLD
116S0078	1	RES,MTL FILM,3.3K,5%,0402,SM,LF	R4261		FW_LVG_OLD
116S0149	1	RES,MTL FILM,10K,5%,0402,SM,LF	R4219		FW_LVG_NEW
116S0130	1	RES,MTL FILM,470K,5%,0402,SM,LF	R4260		FW_LVG_NEW
116S0126	1	RES,MTL FILM,330K,5%,0402,SM,LF	R4261		FW_LVG_NEW

FireWire Port Power

SYNC_MASTER=K19_MLB SYNC_DATE=11/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	42	109

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PP3V3_FW_LATEVG

Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



FireWire PHY Config Straps

Configures PHY for:
 - 1-port Portable Power Class (0)
 - Port "1" Bilingual (1394B)




Termination


Place close to FireWire PHY




"Snapback" & "Late VG" Protection



Cable Power



Late-VG Protection Power



FireWire Ports

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	43		


ODD Power Control




SATA ODD Port



SATA HDD Port



SATA Connectors
 SYNC_MASTER=CHANG_M98_MLB SYNC_DATE=07/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Port Power Switch

Left USB Port A

USB/SWC Debug Mux

Left USB Port B

External USB Connectors


SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=07/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0638	2	CONN, RCPT, USB, HB, 4P	J4600, J4610	CRITICAL	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	46		



Front Flex Support
 SYNC_MASTER=CHANG_M98_MLB SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	48	109	



NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D


C

B

A



SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)



PLACEMENT_NOTE=Place R4999 close to U4900 pins N14,N15
PLACEMENT_NOTE=Place C4920 close to U4900 pins N14,N15


NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


SMC
SYNC_MASTER=T18_MLB SYNC_DATE=06/18/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	49		

SMC Reset "Button" / Brownout Detect





SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381912		ALL	Inter@11 18L40002-33


System (Sleep) LED Circuit






SMC FSB to 3.3V Level Shifting



SMC Crystal Circuit




Debug Power "Button"



SMC Support
 SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=06/18/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	50		

LPC+SPI Connector



Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP




MCP79 Internal SPI MUX Support

NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON


MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX




SPI Frequency Clamp

ENSURES MCP79 SPI_DO OR SPI_CLK INPUT IS LOW WHEN STRAP IS LATCHED. NOT NEEDED FOR B01 OR LATER.



SPI MUX BYPASS



LPC+SPI Debug Connector

SYNC_MASTER=CHANG_M98_MLB SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	51	109



M98 SMBus Connections

SYNC_MASTER=DDR SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7902	REV. D
	SCALE NONE	SHEET 52	OF 109


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




MCP Voltage Sense / Filter



PBUS Voltage Sense & Filter




BMON Current Sense - Entire circuit must be near SMC (U4900)




INA213 has gain of 50V/V

DCIN Current Sense Filter




CPU VCore High Side Current Sensor



Consider INA211 (GAIN 500 version) since I=4.93 Amps across R5388


CPU VCore Load Side Current Sense / Filter




Current & Voltage Sensing
 SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	53		


MCP VCore Current Sense




MCP VCore Current Sense Filter



GPU VCore Current Sense




GPU VCore Current Sense Filter




New Gain: 1.4x can sense current up to 23.7 Amps

GPU VCore Current Sense and GPU 1.8V Current Sense share dual package opamp U5410


MCP MEM VDD Current Sense




MCP MEM VDD Current Sense Filter



GPU 1.8V Current Sense




GPU 1.8V Current Sense Filter




OPA2333s for proto are placeholders for OPA2330

MCP MEM VDD Current Sense and CPU FSB 1.05V Current Sense share dual package opamp U5440

CPU FSB 1.05V Current Sense



1.05V CPU Current Sense Filter




Current Sensing

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	54	109


CPU Proximity/CPU Die/Right Fin Stack

Battery Charger Proximity




MCP Proximity/MCP Die/Right Heat Pipe

Note: EMC1403 can perform Beta Compensation for External Diode 1 only




GPU Proximity/GPU Die/Left Heat Pipe



Thermal Sensors		
SYNC_MASTER=SENSOR	SYNC_DATE=08/14/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	55		



Fan Connectors

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7902	REV. D
	SCALE NONE	SHEET 56	OF 109

PSOC USB CONTROLLER

USB INTERFACES TO MLBACKPAD PICK BUTTONS
SPI HOST TO Z2
KEYBOARD SCANNER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.255 V	0.255E-6 W
3V3 LDO	VDD	80UA	10 OHM	0.204 V	16.32E-6 W
PSOC	VOOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


PSOC PROGRAMMING CONNECTOR

TPAD_DEBUG APN 518S0430


TEST POINTS ARE FOR ON BOARD PROGRAMMING




KEYBOARD CONNECTOR




ISOLATION CIRCUIT



SMC_MANUAL_RESET LOGIC




TPAD BUTTONS DISABLE



U5701 CHIP DECOUPLING
PLACE C5701, C5702 & C5703
CLOSE TO U5701 VDD PIN 22

PLACE C5704, C5705 & C5706
CLOSE TO U5701 VDD PIN 49




WELLSPRING 1

SYNC_MASTER=AMASON_M9SYNCDATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	57	109


BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED

IPD FLEX CONNECTOR




3V3 LDO FOR IPD



Keyboard LED Driver

To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
 LOW = keyboard backlight present
 HIGH= keyboard backlight not present
 BOM OPTION: KBDLED_YES
 R5853 ALWAYS PRESENT




J5815 pin 1 is grounded on keyboard backlight flex

KBD BACKLIGHT CONNECTOR


WELLSPRING 2
 SYNC_MASTER=PWRSONC SYNC_DATE=05/12/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	58		

Digital SMS




Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

Analog SMS

R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation


Sudden Motion Sensor (SMS)
 SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	
NONE	59	109	



Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
 Any of the 4 frequencies can be selected
 with R6190, R6191, R5190 and R5191

SPI ROM

SYNC_MASTER=CHANG_M98_MLB SYNC_DATE=07/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	61	109	

AUDIO CODEC
APPLE P/N 353S1527




AUDIO 4.6V REGULATOR
APPLE P/N 353S1897



AUDIO:CODEC
 SYNC_MASTER=AUDIO SYNC_DATE=07/09/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	62	109	

Pseudo-Diff Line-In Filter
 GAIN = -5.4DB AV = 0.52
 FC = 1.8 HZ




AUDIO: LINE IN
 SYNC_MASTER=AUDIO SYNC_DATE=07/09/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	
NONE	63	109	

Headphone Amplifier (MAX9724A)

APN: 353S1637



1st Order DAC Filter
 HP: 3.52 HZ LP: 34 KHZ
 VOLTAGE GAIN: 1.53



AUDIO: HEADPHONE AMP
 SYNC_MASTER=AUDIO SYNC_DATE=07/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7902	REV. D
	SCALE NONE	SHT 65	OF 109







2X MONO SPEAKER AMPLIFIERS (LM48310)

APN: 353S1901

GAIN = 12DB

79Hz < FC (L&R) < 93Hz


53Hz < FC (SUB) < 62Hz



AUDIO: SPEAKER AMP
 SYNC_MASTER=AUDIO SYNC_DATE=07/09/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	66		

AUDIO JACK 1 LO/HP JACK, SPDIF TX




MIC CONNECTOR

APN: 518S0520




SPEAKER CONNECTOR


APN: 518S0519



APN: 518S0521



RETURN FOR HF NOISE



AUDIO JACK 2 LINE IN JACK, SPDIF RX

AUDIO: JACKS
 SYNC_MASTER=AUDIO SYNC_DATE=07/09/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	67	109	


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	MIXER(OUTPUT)	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X0C (12)	0X02 (2)	0X0C (12)	0X14 (20,D)	GPIO_0	0X14 (20,D)
SATELLITES	0X0D (13)	0X03 (3)	0X0D (13)	0X18 (24,B)	VREF_B (100%)	N/A
SUB	0X0F (15)	0X05 (05)	0X0F (15)	0X1A (26,C)	VREF_B (100%)	N/A
SPDIF OUT	N/A	0X06 (6)		0x1E (SPDIF OUT)	N/A	0X16 (22,G)


CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER(INPUT)	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X15 (21,A)	VREF_A (50%)	0X15 (21,A)
SPDIF IN	N/A	0X0A (10)	0x1F (SPDIF IN)	N/A	N/A
BUILT-IN MIC	0X24 (36)	0X07 (7)	0X19 (25,F)	VREF_F (100%)	N/A
HEADSET MIC	0X24 (36)	0X07 (7)	0X1B (27,E)	MIKEY	MIKEY


PORT D DETECT (Line-out) PORT G DETECT (SPDIF DELEGATE)




LINE_IN AMP SHUTDOWN CONTROL



PLACE L6800/C6800 CLOSE TO Q6800/01/02




PORT E (HEADSET MIC)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0114	1	100K 5% 0402 RESISTOR	R6883	MIKEY
132S0143	1	8200PF 10% 0402 CAPACITOR	C6884	MIKEY
131S1027	1	100PF 5% 0402 CAPACITOR	C6885	MIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	R6883	NOMIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	C6884	NOMIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	C6885	NOMIKEY

PORT F (BUILT-IN MIC)




AUDIO: JACK TRANSLATORS

SYNC_MASTER=AUDIO SYNC_DATE=07/09/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	68	109




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1811	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, L	U7000	CRITICAL	2S Battery Default
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	3S Battery Default

- M99 differences from last sync on 12/02/07 to T18 MLB:
- L7030 changed from T18 MLB inductor to 152S0542.
 - Added Q7056, C7058, R7055, R7056.
 - U7000 Thermal Pad is now connected to GND, not through XW.
 - Q7060 and Q7065 changed to 376S0667.
 - Q7055 and Q7056 changed to 376S0666.

PBus Supply & Battery Charger
 SYNC_MASTER=M99_MLB SYNC_DATE=12/10/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	70		



DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM

LAYOUT NOTE:
Place R7126 in hot spot of reg circuit.

Place R7131 Between L7100, L7101 and CPU

IMVP6 CPU VCore Regulator


SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHEET	OF
NONE	71	109



8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

8 7 6 5 4 3 2 1

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680651	37680668		ALL	NOT NEEDED - ASSIGNED TO REVISE
37680652	37680669		ALL	NOT NEEDED - ASSIGNED TO REVISE
15280778	15280693		ALL	4-Top Inductor Option assigned to Regulatory

M99 differences from last sync on 11/01/07 to M88 MLB:
 1. L7260 changed from M88 MLB inductors to 152S0693.
 2. Q7220 changed to 372S0512. Q7225 changed to 376S0511.
 3. U7200 changed to 353S2087.
 4. Added R7200, R7220, R7221, R7260, R7261, C7201.

5V / 3.3V Power Supply


SYNC_MASTER=M99_MLB SYNC_DATE=01/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	72		



1.5V DDR3 Supply

SYNC_MASTER=M99_MLB SYNC_DATE=12/13/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	73	109	



M99 differences from last sync on 12/03/07 to T18 MLB:
 1. Tied THERMAL_PAD to PGND. GND and THERMAL_PAD disconnected.

CPU VTT Power Supply

SYNC_MASTER=M99_MLB SYNC_DATE=12/14/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE D	DRAWING NUMBER 051-7902	REV. D
	SCALE NONE	SHEET 76	OF 109


1.8V S0 Switcher / 1.0VFW SWITCHER

S5 power required for output discharge feature




1.8V S0 Switcher

INPUT RAIL IS 3.3V S0



MCP 1.05V AUXC Supply




Misc Power Supplies

SYNC_MASTER=M99_MLB SYNC_DATE=12/14/2007




NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	77	109

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0




S0 ENABLE




Other S0 RAILS


PM_ALL_GFX_PGOOD	high
IG	high
EG	PM_ALL_GPU_PGOOD




Unused PGOOD signal



1.1V GPU ENABLE




Graphic MEM ENABLE




- G96 GPU requires rails to come up in the following order:
- 1) 1.1v
 - 2) GPU_3.3v
 - 3) GPUVcore
 - 4) GDDR3 1.8v
- BOMOPTION: EG

GPUVCORE ENABLE




EXT GPU PWRGD Pullup



3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT

place XW402 if needed to save trace space for pin 7,8




Power Control
 SYNC_MASTER=PWRSONC SYNC_DATE=05/12/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	78	109


3.3V S3 FET




3.3V S0 FET



1.05V S0 FET





3.3V GPU FET



MCP79 DDR FETs

MCP79 DDR pad leakage is high enough that nVidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM_VTT_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.

1.5V S0 FET



Power FETs
 SYNC_MASTER=PWRSONC SYNC_DATE=05/12/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
 - =PPIV2_GPU_PEX_PLLXVDD
 - =PPIV2_GPU_PEX_IOVDDQ
 - =PPIV2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

=PPIV1_GPU_PEX_PLLXVDD
 =PPIV1_GPU_PEX_IOVDDQ
 =PPIV1_GPU_PEX_IOVDD

PEX 1.1V Current = 2A

250mA

1500mA

180mA

PPIV1_GPU_PEX_PLLXVDD F


L8015
 10NH-600MA

MIN_LINE_WIDTH=0.25 mm
 MIN_DRILL_WIDTH=0.25 mm
 VOLTAGE=1.2V

NC_GPU_DFM
 HP_TEST=TRUE
 OMIT
 U8000
 NB9P-GS
 BGA
 SYMBOL 2 OF 9

PEX_IOVDD1 AK16
 PEX_IOVDD2 AK17
 PEX_IOVDD3 AK21
 PEX_IOVDD4 AK24
 PEX_IOVDD5 AK27
 PEX_IOVDDQ1 AG11
 PEX_IOVDDQ2 AG12
 PEX_IOVDDQ3 AG13
 PEX_IOVDDQ4 AG15
 PEX_IOVDDQ5 AG16
 PEX_IOVDDQ6 AG17
 PEX_IOVDDQ7 AG18
 PEX_IOVDDQ8 AG22
 PEX_IOVDDQ9 AG23
 PEX_IOVDDQ10 AG24
 PEX_IOVDDQ11 AG25
 PEX_IOVDDQ12 AG26
 PEX_IOVDDQ13 AJ14
 PEX_IOVDDQ14 AJ15
 PEX_IOVDDQ15 AJ19
 PEX_IOVDDQ16 AJ21
 PEX_IOVDDQ17 AJ22
 PEX_IOVDDQ18 AJ24
 PEX_IOVDDQ19 AJ25
 PEX_IOVDDQ20 AJ27
 PEX_IOVDDQ21 AK18
 PEX_IOVDDQ22 AK20
 PEX_IOVDDQ23 AK23
 PEX_IOVDDQ24 AK26
 PEX_IOVDDQ25 AL16

PEX_PLLXVDD AG14
 VDD_SENSE AD20 GPU_VDD_SENSE 78
 GND_SENSE AD19 GPU_GND_SENSE 78



NV G96 PCI-E
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	80		

Page Notes

Power aliases required by this page:
 - =PPVCORE_GPU
 - =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Nvidia PRD for GB-128 uses 4x4.7uF, 8x0.47uF, 16x0.1uF


NV G96 Core/FB Power
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
 - =PPIV8_S0_FB_VDD
 - =PPIV8_S0_FB_VREFA

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



GDDR3 Frame Buffer A (Top)

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008 REV. D


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHEET	OF
NONE	84	109

Power aliases required by this page:
 - =PPIV8_S0_FB_VDD
 - =PPIV8_S0_FB_VREF_B

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



GDDR3 Frame Buffer B (Top)

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7902 D

SCALE NONE SHIT 85 OF 109



Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_VDD33
 - =PP3V3_GPU_MIO
 - =PP1V2_GPU_PLLVDD
 - =PP1V2_GPU_H_PLLVDD
 - =PP1V2_GPU_VID_PLLVDD



Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


76 75 8 6 =PP3V3_GPU_VDD33




76 75 8 =PP3V3_GPU_MIO





8 =PP1V1_GPU_PLLVDD



8 =PP1V1_GPU_H_PLLVDD



8 =PP1V1_GPU_VID_PLLVDD



NV G96 GPIO/MIO/Misc
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Physical Strapping Pin


Strapping Pin	Strapping Bit 3	Strapping Bit 2	Strapping Bit 1	Strapping Bit 0
ROM_SO	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLLEN_TERM100
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP 2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP 1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP 0	USER[3]	USER[2]	USER[1]	USER[0]

Strap S1/S2 Bit[3:0] PU/PD Rval


Strap S1/S2 Bit[3:0]	PU/PD Rval
0 0000	PD 5k
1 0001	PD 10k
2 0010	PD 15k
3 0011	PD 20k
4 0100	PD 25k
5 0101	PD 30k
6 0110	PD 35k
7 0111	PD 45k

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11490378	1	RES.MTL FILM,1/16W,45.3K,1.0402,SMD,LF	R8708		VRAM_512_SAMSUNG
11490368	1	RES.MTL FILM,1/16W,35.7K,1.0402,SMD,LF	R8708		VRAM_512_HYNIX
11490361	1	RES.MTL FILM,1/16W,30.1K,1.0402,SMD,LF	R8708		VRAM_512_QIMONDA
11490343	1	RES.MTL FILM,1/16W,20.0K,1.0402,SMD,LF	R8708		VRAM_256_SAMSUNG
11490331	1	RES.MTL FILM,1/16W,15.0K,1.0402,SMD,LF	R8708		VRAM_256_HYNIX
11490378	1	RES.MTL FILM,1/16W,45.3K,1.0402,SMD,LF	R8707		VRAM_1024_SAMSUNG
11490361	1	RES.MTL FILM,1/16W,30.1K,1.0402,SMD,LF	R8707		VRAM_1024_QIMONDA

GPU 27MHz Crystal



Unused Clocks



G96 GPIOs & Straps

SYNC_MASTER=MUXGFX SYNC_DATE=07/09/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Isolation FETs for DP MUX inputs




Page Notes

Power aliases required by this page:
 - =PP1V8_GPU_IPFX
 - =PP3V3_GPU_IPFCD_IOVDD

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

Sum of peak currents: 240mA
 =PP1V8_GPU_IPFX




GPU_IPFEF_RSET 77
 GPU_IPPCD_RSET 77
 GPU_IPFAB_RSET 77


=PP1V1_GPU_IPFCD_IOVDD




Power inputs must be pulled down if not used




PPIV8 GPU IPFAB IOVDD F
 MIN_LINE_WIDTH=0.4 mm
 MIN_NECK_WIDTH=0.2 mm
 VOLTAGE=1.8V



PPIV8 GPU IPFAB PLLVDD F
 MIN_LINE_WIDTH=0.4 mm
 MIN_NECK_WIDTH=0.2 mm
 VOLTAGE=1.8V






PPIV1 GPU IPFCD IOVDD F 77
 MIN_LINE_WIDTH=0.4 mm
 MIN_NECK_WIDTH=0.3 mm
 VOLTAGE=1.1V




PPIV8 GPU IPFCD PLLVDD F 77
 MIN_LINE_WIDTH=0.4 mm
 MIN_NECK_WIDTH=0.2 mm
 VOLTAGE=1.8V

I2CS must be pulled up if not used.
 I2CS addr fixed at 0x9E,0x9F

I2CS must be pulled up if not used.
 I2CS addr fixed at 0x9E,0x9F




U8000
 NB9P-GS
 BGA
 SYMBOL 5 OF 9



NV G96 Video Interfaces
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

GPU VCore Regulator



Vout = 1.05V - 0.96V

25A max output (L8920 limit)

GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	M98		-
1	1	1	0	0.92700V	-	M98	-
1	0	1	1	1.00425V	-	-	M98

Other VID states may not be valid

M98 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1

GPU (G84M) Core Supply

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	89	109

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2

1

LCD (LVDS) INTERFACE



518S0651

LVDS Display Connector

SYNC_MASTER=MUXGFX SYNC_DATE=02/25/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	90	109	


LVDS Transmitter Termination

All emulated LVDS outputs require this termination


PLACEMENT NOTE=Place at U9200 (All 24 resistors)



DisplayPort Mux



LVDS DDC MUX



Muxed Graphics Support


SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	93		

Port Power Switch




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0637	1	CONN, RCP, MDP, HB, 20P, P=0.6	J9400	CRITICAL	

DisplayPort Connector


SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	94	109



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC, ISL6236, DUAL PWM CTRL, QFN32	U9500	CRITICAL	


1.1V / 1V8 FB Power Supply
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	95		



GMUX CPLD

LVDS Receiver Termination



PLACEMENT_NOTE=Place at U9200 (All 14 resistors)


LVDS IG A CLK P	R9650	100	1	1/16W MF-LF 402	LVDS IG A CLK N	R9650	100	1	1/16W MF-LF 402
LVDS IG A DATA P<0>	R9651	100	1	1/16W MF-LF 402	LVDS IG A DATA N<0>	R9651	100	1	1/16W MF-LF 402
LVDS IG A DATA P<1>	R9652	100	1	1/16W MF-LF 402	LVDS IG A DATA N<1>	R9652	100	1	1/16W MF-LF 402
LVDS IG A DATA P<2>	R9653	100	1	1/16W MF-LF 402	LVDS IG A DATA N<2>	R9653	100	1	1/16W MF-LF 402
LVDS IG B DATA P<0>	R9654	100	1	1/16W MF-LF 402	LVDS IG B DATA N<0>	R9654	100	1	1/16W MF-LF 402
LVDS IG B DATA P<1>	R9655	100	1	1/16W MF-LF 402	LVDS IG B DATA N<1>	R9655	100	1	1/16W MF-LF 402
LVDS IG B DATA P<2>	R9656	100	1	1/16W MF-LF 402	LVDS IG B DATA N<2>	R9656	100	1	1/16W MF-LF 402
LVDS EG A CLK P	R9660	100	1	1/16W MF-LF 402	LVDS EG A CLK N	R9660	100	1	1/16W MF-LF 402
LVDS EG A DATA P<0>	R9661	100	1	1/16W MF-LF 402	LVDS EG A DATA N<0>	R9661	100	1	1/16W MF-LF 402
LVDS EG A DATA P<1>	R9662	100	1	1/16W MF-LF 402	LVDS EG A DATA N<1>	R9662	100	1	1/16W MF-LF 402
LVDS EG A DATA P<2>	R9663	100	1	1/16W MF-LF 402	LVDS EG A DATA N<2>	R9663	100	1	1/16W MF-LF 402
LVDS EG B DATA P<0>	R9664	100	1	1/16W MF-LF 402	LVDS EG B DATA N<0>	R9664	100	1	1/16W MF-LF 402
LVDS EG B DATA P<1>	R9665	100	1	1/16W MF-LF 402	LVDS EG B DATA N<1>	R9665	100	1	1/16W MF-LF 402
LVDS EG B DATA P<2>	R9666	100	1	1/16W MF-LF 402	LVDS EG B DATA N<2>	R9666	100	1	1/16W MF-LF 402




U9600 XP28 CSBGA-HF

OMIT CRITICAL

JTAG GMUX TCK	K14	TCK	PT2A	A2	LVDS B DATA P<0>
JTAG GMUX TDI	L13	TDI	PT2B	A3	LVDS B DATA N<0>
JTAG GMUX TDO	K13	TDO	PT3A	A1	LVDS B DATA P<1>
JTAG GMUX TMS	L12	TMS	PT3B	B3	LVDS B DATA N<1>
GMUX_TOE	K2	TOE	PT4A	C5	LVDS B DATA P<2>
GMUX_CFG0	K1	CFG0	PT4B	A5	LVDS B DATA N<2>
LCD_BKLT_EN	P2	PB2A	PT14A	B6	EG_PWRSEQ_EN
LCD_BKLT_PWM	N2	PB2B	PT14B	C7	GMUX_DEBUG_RESET_L
LVDS_DDC_SEL_EG	P4	PB14A	PT15A	A6	LVDS A CLK P
LVDS_DDC_SEL_IG	N4	PB14B	PT15B	A7	LVDS A CLK N
DP_MUX_SEL_EG	N3	PB15A	PT16A	C8	LVDS B CLK P
DP_MUX_SEL_IG	M4	PB15B	PT16B	C9	LVDS B CLK N
EG_RESET_L	P5	PB16A	PT17A	A8	LVDS A DATA P<0>
EG_RAIL1_EN	M5	PB16B	PT17B	B9	LVDS A DATA N<0>
EG_RAIL2_EN	P6	PB17A	PT18A	A9	LVDS A DATA P<1>
EG_RAIL3_EN	M6	PB17B	PT18B	C10	LVDS A DATA N<1>
EG_RAIL4_EN	P7	PB18A	PT19A	B10	LVDS A DATA P<2>
EG_CLKREQ_OUT_L	M7	PB18B	PT19B	A10	LVDS A DATA N<2>
DP_CA_DET_EG	N7	PB19A	PT20A	A11	TP_GMUX_PT20A
LCD_PWR_EN	N8	PB19B	PT20B	B12	TP_GMUX_PT20B
LPC_AD<0>	P9	PB20A	PT32A	B13	TP_GMUX_PT32A
LPC_AD<1>	N9	PB20B	PT32B	A13	TP_GMUX_PT32B
LPC_AD<2>	P10	PB30A			
LPC_AD<3>	M10	PB30B			
LPC_FRAME_L	P12	PB31A			
LPC_RESET_L	P13	PB31B			
LPC_CLK33M_GMUX	N12	PB32A			
GMUX_INT	P14	PB32B			
LVDS IG B DATA P<2>	B1	PL2A	PR2A	A14	DP_CA_DET
LVDS IG B DATA N<2>	B2	PL2B	PR2B	B14	DP_HOTPLUG_DET
TP_GMUX_PL10A	C2	PL10A	PR10A	D12	LVDS EG A DATA P<0>
TP_GMUX_PL10B	D3	PL10B	PR10B	D13	LVDS EG A DATA N<0>
LVDS IG A DATA P<0>	D1	PL11A	PR11A	D14	LVDS EG A DATA P<1>
LVDS IG A DATA N<0>	E1	PL11B	PR11B	E14	LVDS EG A DATA N<1>
LVDS IG A DATA P<1>	D2	PL12A	PR12A	F12	LVDS EG A DATA P<2>
LVDS IG A DATA N<1>	E3	PL12B	PR12B	F12	LVDS EG A DATA N<2>
LVDS IG A DATA P<2>	F1	PL13A	PR13A	F14	LVDS EG B DATA P<0>
LVDS IG A DATA N<2>	G1	PL13B	PR13B	G14	LVDS EG B DATA N<0>
LVDS IG B DATA P<0>	F3	PL14A	PR14A	G12	LVDS EG B DATA P<1>
LVDS IG B DATA N<0>	G2	PL14B	PR14B	G13	LVDS EG B DATA N<1>
LVDS IG B DATA P<1>	H2	PL15A	PR15A	H13	LVDS EG B DATA P<2>
LVDS IG B DATA N<1>	G3	PL15B	PR15B	H12	LVDS EG B DATA N<2>
LVDS IG A CLK P	H1	PL16A	PR16A	H14	LVDS EG A CLK P
LVDS IG A CLK N	H3	PL16B	PR16B	J12	LVDS EG A CLK N
LVDS_MUX_SEL_EG	L1	PL18A	PR18A	L14	IG_LCD_PWR_EN
TP_GMUX_PL18B_VSYNC	L3	PL18B	PR18B	M13	EG_LCD_PWR_EN
=GMUX_PCIE_RESET_L	K3	PL19A	PR30A	N14	IG_BKLT_EN
GMUX_PM_SLP_S3_L	L2	PL19B	PR30B	N13	EG_BKLT_EN
ALL_EG_PGOOD	N1	PL32A			
EG_CLKREQ_IN_L	P1	PL32B			



*Q9701, D9701, C9709, C9710, L9701, R9702, AND R9715 SHOULD ALL BE PLACED NEAR EACHOTHER.
 *BOOST_FET_CNTL AND PPVOUT_S0_LCDBKLT_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2413	1	IC,APP001A,WHT LED BELIGHT CTR,SCRN,QFN20	U9701	CRITICAL	

*R9707, R9708, R9709, R9713, R9714, R9727, AND R9729 SHOULD AWAY FROM BOOST CIRCUIT

LCD BACKLIGHT DRIVER
 SYNC_MASTER=YITE_M98_MLB SYNC_DATE=07/02/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	109
NONE	97		



LCD Backlight Support

SYNC_MASTER=YITE_M98_MLB SYNC_DATE=07/02/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	98	109	

2.5V/1.2V S3 Switcher



Misc Power Supplies

SYNC_MASTER=MUXGFX SYNC_DATE=02/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	99	109

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTSTB#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +0/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE	MIN	MAX
	PHYSICAL	SPACING				
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	7	10	14
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	7	10	14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	7	10	14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	7	10	14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	7	10	14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	7	10	14
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	7	10	14
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	7	10	14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	7	10	14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	7	10	14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	7	10	14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	7	10	14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	7	10	14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	7	10	14
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	7	10	14
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	7	10	14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	7	10	14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	7	10	14
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	7	10	14
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	7	10	14
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	7	10	14
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	7	10	14
FSB_BREQ0_L	FSB_50S	FSB_1X	FSB BREQ0 L	9	10	14
FSB_BREQ1_L	FSB_50S	FSB_1X	FSB BREQ1 L	14		
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	10	14	
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	10	14	
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	10	14	
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	10	14	
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	10	14	
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	7	10	14
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	7	10	14
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	7	10	14
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L	9	10	13 14
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	10	14	
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	10	14	
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	10	14	
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	9	10	
CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L	10	14	
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	10	14	
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	10	14	
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	9	10 14	
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9	10 14	
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10	14 43 62	
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10	13 14	
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	10	14	
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	10	14	
PM_THERMTRIP_L	CPU_50S	CPU_8MIL	PM THERMTRIP L	10	14 43	
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L	10	14	
CPU_PROM_SR	CPU_50S	CPU_AGTL	CPU DESLP L	10	14	
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L	9	10 14 62	
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	10	14	
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14		
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14		
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14		
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14		
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	10	14	
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	10	14	
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	13	14	
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	13	14	
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	14		
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	14		
CPU_IERR_L	CPU_50S		CPU IERR L	10		
PM_DPRSLEVR	CPU_50S	CPU_AGTL	PM DPRSLEVR	21	62	
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLEVR	62		
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10	27	
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	10		
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10		
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	10		
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10		
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	6	10 13	
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	6	10	
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	6	10 13	
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	6	10 13	
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	6	10 13	
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	10	13	
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	10	13	
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	13		
	CPU_50S	CPU_8MIL	CPU VID<6..0>	9	11	
	CPU_50S	CPU_8MIL	IMVP6 VID<6..0>	9	62	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11	62	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11	62	
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	62		
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	62		

CPU/FSB Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	100	109

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
All DQS pairs should be matched within 100 ps of clocks.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
No DQS to clock matching requirement.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
A/BA/cmd signals should be matched within 5 ps of CLK pairs.
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0> 15 28
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0> 15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0> 15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0> 15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0> 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0> 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0> 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L 15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0> 15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8> 15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16> 15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24> 15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32> 15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40> 15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48> 15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56> 15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0> 15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1> 15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2> 15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3> 15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4> 15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5> 15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6> 15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7> 15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0> 15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0> 15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1> 15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1> 15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2> 15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2> 15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3> 15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3> 15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4> 15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4> 15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5> 15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5> 15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6> 15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6> 15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7> 15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7> 15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0> 15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0> 15 28
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0> 15 28
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0> 15 28
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0> 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0> 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0> 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L 15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0> 15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8> 15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16> 15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24> 15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32> 15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40> 15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48> 15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56> 15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0> 15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1> 15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2> 15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3> 15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4> 15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5> 15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6> 15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7> 15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0> 15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0> 15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1> 15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1> 15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2> 15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2> 15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3> 15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3> 15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4> 15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4> 15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5> 15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5> 15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6> 15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6> 15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7> 15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7> 15 28
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD 16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND 16

Memory Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	101	109

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	13.1 MM	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:
 - 37.5-ohm from MCP to first termination resistor.
 - 50-ohm from first to second termination resistor.
 - 75-ohm from output of three-pole filter to connector (if possible).
 R/G/B signals should be matched as close as possible and < 10 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCIE_90D	PCIE	PEG R2D P<15..0>	70
	PCIE_90D	PCIE	PEG R2D N<15..0>	70
	PCIE_90D	PCIE	PEG R2D C P<15..0>	9 70
	PCIE_90D	PCIE	PEG R2D C N<15..0>	9 70
	PCIE_90D	PCIE	PEG D2R P<15..0>	9 70
	PCIE_90D	PCIE	PEG D2R N<15..0>	9 70
	PCIE_90D	PCIE	PEG D2R C P<15..0>	70
	PCIE_90D	PCIE	PEG D2R C N<15..0>	70
	PCIE_90D	PCIE	PCIE MINI R2D P	31 95
	PCIE_90D	PCIE	PCIE MINI R2D N	31 95
	PCIE_90D	PCIE	PCIE MINI R2D C P	17 31
	PCIE_90D	PCIE	PCIE MINI R2D C N	17 31
	PCIE_90D	PCIE	PCIE MINI D2R P	17 31
	PCIE_90D	PCIE	PCIE MINI D2R N	17 31
	PCIE_90D	PCIE	PCIE FW R2D P	36
	PCIE_90D	PCIE	PCIE FW R2D N	36
	PCIE_90D	PCIE	PCIE FW R2D C P	17 36
	PCIE_90D	PCIE	PCIE FW R2D C N	17 36
	PCIE_90D	PCIE	PCIE FW D2R P	17 36
	PCIE_90D	PCIE	PCIE FW D2R N	17 36
	PCIE_90D	PCIE	PCIE FW D2R C P	36
	PCIE_90D	PCIE	PCIE FW D2R C N	36
	PCIE_90D	PCIE	PCIE EXCARD R2D P	7 32 95
	PCIE_90D	PCIE	PCIE EXCARD R2D N	7 32 95
	PCIE_90D	PCIE	PCIE EXCARD R2D C P	17 32
	PCIE_90D	PCIE	PCIE EXCARD R2D C N	17 32
	PCIE_90D	PCIE	PCIE EXCARD D2R P	7 17 32
	PCIE_90D	PCIE	PCIE EXCARD D2R N	7 17 32
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P	17 70
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N	17 70
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	17 31
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	17 31
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P	17 36
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N	17 36
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD P	17 32
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD N	17 32
	MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP PEX CLK COMP	17
	CRT_RED	CRT_50S	CRT IG R C PR	18 25
	CRT_GREEN	CRT_50S	CRT IG G Y Y	18 25
	CRT_BLUE	CRT_50S	CRT IG B COMP PB	18 25
	CRT_SYNC	CRT_50S	CRT IG HSYNC	18 25
	CRT_SYNC	CRT_50S	CRT IG VSYNC	18 25
	MCP_DAC_RSET	MCP_DAC_COMP	MCP TV DAC RSET	18 25
	MCP_DAC_VREF	MCP_DAC_COMP	MCP TV DAC VREF	18 25
	TMDS_IG_TXC	DP_100D	DISPLAYPORT TMDS IG TXC P	
	TMDS_IG_TXC	DP_100D	DISPLAYPORT TMDS IG TXC N	
	TMDS_IG_TXD	DP_100D	DISPLAYPORT TMDS IG TXD P<2..0>	
	TMDS_IG_TXD	DP_100D	DISPLAYPORT TMDS IG TXD N<2..0>	
	DP_ML	DP_100D	DISPLAYPORT DP IG ML P<3..0>	9 80
	DP_ML	DP_100D	DISPLAYPORT DP IG ML N<3..0>	9 80
	DP_AUX_CH	DP_100D	DISPLAYPORT DP IG AUX CH P	18 80
	DP_AUX_CH	DP_100D	DISPLAYPORT DP IG AUX CH N	18 80
	MCP_HDMI_RSET	MCP_DV_COMP	MCP HDMI RSET	18 25
	MCP_HDMI_VPROBE	MCP_DV_COMP	MCP HDMI VPROBE	18 25
	LVDS_IG_A_CLK	LVDS_100D	LVDS IG A CLK P	18 83
	LVDS_IG_A_CLK	LVDS_100D	LVDS IG A CLK N	18 83
	LVDS_IG_A_DATA	LVDS_100D	LVDS IG A DATA P<2..0>	18 83
	LVDS_IG_A_DATA	LVDS_100D	LVDS IG A DATA N<2..0>	18 83
	LVDS_IG_A_DATA3	LVDS_100D	LVDS IG A DATA P<3>	9 18
	LVDS_IG_A_DATA3	LVDS_100D	LVDS IG A DATA N<3>	9 18
	LVDS_IG_B_CLK	LVDS_100D	LVDS IG B CLK P	9 18
	LVDS_IG_B_CLK	LVDS_100D	LVDS IG B CLK N	9 18
	LVDS_IG_B_DATA	LVDS_100D	LVDS IG B DATA P<2..0>	18 83
	LVDS_IG_B_DATA	LVDS_100D	LVDS IG B DATA N<2..0>	18 83
	LVDS_IG_B_DATA3	LVDS_100D	LVDS IG B DATA P<3>	9 18
	LVDS_IG_B_DATA3	LVDS_100D	LVDS IG B DATA N<3>	9 18
	MCP_IFPAB_RSET	MCP_DV_COMP	MCP IFPAB RSET	18 25
	MCP_IFPAB_VPROBE	MCP_DV_COMP	MCP IFPAB VPROBE	18 25
	SATA_HDD_R2D	SATA_100D	SATA SATA HDD R2D C P	20 39
	SATA_HDD_R2D	SATA_100D	SATA SATA HDD R2D C N	20 39
	SATA_HDD_R2D	SATA_100D	SATA SATA HDD R2D P	39
	SATA_HDD_R2D	SATA_100D	SATA SATA HDD R2D N	39
	SATA_HDD_D2R	SATA_100D	SATA SATA HDD D2R P	20 39
	SATA_HDD_D2R	SATA_100D	SATA SATA HDD D2R N	20 39
	SATA_HDD_D2R	SATA_100D	SATA SATA HDD D2R C P	39
	SATA_HDD_D2R	SATA_100D	SATA SATA HDD D2R C N	39
	SATA_ODD_R2D	SATA_100D	SATA SATA ODD R2D C P	20 39
	SATA_ODD_R2D	SATA_100D	SATA SATA ODD R2D C N	20 39
	SATA_ODD_R2D	SATA_100D	SATA SATA ODD R2D P	7 39
	SATA_ODD_R2D	SATA_100D	SATA SATA ODD R2D N	7 39
	SATA_ODD_D2R	SATA_100D	SATA SATA ODD D2R P	20 39
	SATA_ODD_D2R	SATA_100D	SATA SATA ODD D2R N	20 39
	SATA_ODD_D2R	SATA_100D	SATA SATA ODD D2R C P	7 39
	SATA_ODD_D2R	SATA_100D	SATA SATA ODD D2R C N	7 39
	MCP_SATA_TERM	SATA_TERM	MCP SATA TERM	20

MCP Constraints 1

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7902	D
SCALE	SHT	OF	REV.
NONE	102	109	

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD 18
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND 18
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M BUF0 R 18 34
	ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1 33 34
ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET INTR L 18 33
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET MDIO 18 33
ENET_MDC	ENET_MII_55S	ENET_MII	ENET MDC 18 33
ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET PWRDWN L 18 33
	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK R 33
ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK 18 33
	ENET_MII_55S	ENET_MII	ENET RXD R<3..0> 33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET RXD<0> 18 33
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET RXD<3..1> 18 33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET RX CTRL 18 33
ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK 18 33
ENET_TXD0	ENET_MII_55S	ENET_MII	ENET TXD<0> 18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET TXD<3..1> 18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET TX CTRL 18 33
	ENET_MII_55S	ENET_MII	ENET RESET L 18 33
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0> 33 35
	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0> 33 35

Ethernet Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	104	109

8

7

6

5

4

3

2

1

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING	
	PHYSICAL			
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_P	36 38
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_N	36 38
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_P	36 38
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_N	36 38
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_P	36 38
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_N	36 38
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_P	36 38
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N	36 38
Port 2 Not Used				

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

FireWire Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	105	109

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IT01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL 7 45
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA 7 45
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL 45
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA 45
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL 45
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA 45
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL 45
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA 45
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL 45
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA 45

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P 61
	1T01_DIFFPAIR		CHGR_CSI_N 61
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P 61
	1T01_DIFFPAIR		CHGR_CSO_N 61

D

D

C

C

B

B

A

A

SMC Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	106	109

8

7

6

5

4

3

2

1

GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40R55SE	*	=55_OHM_SE	=40_OHM_SE	0.095 MM	12.7 MM	=STANDARD	=STANDARD
GDDR3_40SE	*	=40_OHM_SE	=40_OHM_SE	0.095 MM	=40_OHM_SE	=STANDARD	=STANDARD
GDDR3_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	0.095 MM	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	=2.5:1_SPACING	?
GDDR3_CMD	*	=2.5:1_SPACING	?
GDDR3_DATA	*	=2.5:1_SPACING	?
GDDR3_DQS	*	=2.5:1_SPACING	?

From T18 MXM:
Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0>
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK P
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK N
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0>
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0>
LVDS_CONN_A_CLK_F_P	LVDS_100D	LVDS	LVDS_CONN A CLK F P
LVDS_CONN_A_CLK_F_N	LVDS_100D	LVDS	LVDS_CONN A CLK F N
LVDS_CONN_B_CLK_F_P	LVDS_100D	LVDS	LVDS_CONN B CLK F P
LVDS_CONN_B_CLK_F_N	LVDS_100D	LVDS	LVDS_CONN B CLK F N
LVDS_CONN_A_CLK_P	LVDS_100D	LVDS	LVDS_CONN A CLK P
LVDS_CONN_A_CLK_N	LVDS_100D	LVDS	LVDS_CONN A CLK N
LVDS_CONN_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_CONN A DATA P<2..0>
LVDS_CONN_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_CONN A DATA N<2..0>
LVDS_CONN_B_CLK_P	LVDS_100D	LVDS	LVDS_CONN B CLK P
LVDS_CONN_B_CLK_N	LVDS_100D	LVDS	LVDS_CONN B CLK N
LVDS_CONN_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_CONN B DATA P<2..0>
LVDS_CONN_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_CONN B DATA N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML C P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML C N<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML N<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML_CONN P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML_CONN N<3..0>
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_C_P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_C_N

GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
FB_A_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<0>
FB_A_CLK_N	GDDR3_80D	GDDR3_CLK	FB A CLK N<0>
FB_B_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<1>
FB_B_CLK_N	GDDR3_80D	GDDR3_CLK	FB B CLK N<1>
FB_A_MA<1..0>	GDDR3_40R55SE	GDDR3_CMD	FB A MA<1..0>
FB_A_MA<2..6>	GDDR3_40R55SE	GDDR3_CMD	FB A MA<2..6>
FB_A_BA<2..0>	GDDR3_40R55SE	GDDR3_CMD	FB A BA<2..0>
FB_A_RAS_L	GDDR3_40R55SE	GDDR3_CMD	FB A RAS L
FB_A_CAS_L	GDDR3_40R55SE	GDDR3_CMD	FB A CAS L
FB_A_WE_L	GDDR3_40R55SE	GDDR3_CMD	FB A WE L
FB_A_CKE	GDDR3_40R55SE	GDDR3_CMD	FB A CKE
FB_A_CS0_L	GDDR3_40R55SE	GDDR3_CMD	FB A CS0 L
FB_A_DRAM_RST	GDDR3_40R55SE	GDDR3_CMD	FB A DRAM_RST
FB_A_LMA<5..2>	GDDR3_40SE	GDDR3_CMD	FB A LMA<5..2>
FB_A_UMA<5..2>	GDDR3_40SE	GDDR3_CMD	FB A UMA<5..2>
FB_A_WDQS<0>	GDDR3_40SE	GDDR3_POS	FB A WDQS<0>
FB_A_WDQS<1>	GDDR3_40SE	GDDR3_POS	FB A WDQS<1>
FB_A_WDQS<2>	GDDR3_40SE	GDDR3_POS	FB A WDQS<2>
FB_A_WDQS<3>	GDDR3_40SE	GDDR3_POS	FB A WDQS<3>
FB_A_RDQS<0>	GDDR3_40SE	GDDR3_POS	FB A RDQS<0>
FB_A_RDQS<1>	GDDR3_40SE	GDDR3_POS	FB A RDQS<1>
FB_A_RDQS<2>	GDDR3_40SE	GDDR3_POS	FB A RDQS<2>
FB_A_RDQS<3>	GDDR3_40SE	GDDR3_POS	FB A RDQS<3>
FB_A_DQ<7..0>	GDDR3_40SE	GDDR3_DATA	FB A DQ<7..0>
FB_A_DQ<15..8>	GDDR3_40SE	GDDR3_DATA	FB A DQ<15..8>
FB_A_DQ<23..16>	GDDR3_40SE	GDDR3_DATA	FB A DQ<23..16>
FB_A_DQ<31..24>	GDDR3_40SE	GDDR3_DATA	FB A DQ<31..24>
FB_A_DQM_L<0>	GDDR3_40SE	GDDR3_DATA	FB A DQM_L<0>
FB_A_DQM_L<1>	GDDR3_40SE	GDDR3_DATA	FB A DQM_L<1>
FB_A_DQM_L<2>	GDDR3_40SE	GDDR3_DATA	FB A DQM_L<2>
FB_A_DQM_L<3>	GDDR3_40SE	GDDR3_DATA	FB A DQM_L<3>
FB_B_WDQS<4>	GDDR3_40SE	GDDR3_POS	FB B WDQS<4>
FB_B_WDQS<5>	GDDR3_40SE	GDDR3_POS	FB B WDQS<5>
FB_B_WDQS<6>	GDDR3_40SE	GDDR3_POS	FB B WDQS<6>
FB_B_WDQS<7>	GDDR3_40SE	GDDR3_POS	FB B WDQS<7>
FB_B_RDQS<4>	GDDR3_40SE	GDDR3_POS	FB B RDQS<4>
FB_B_RDQS<5>	GDDR3_40SE	GDDR3_POS	FB B RDQS<5>
FB_B_RDQS<6>	GDDR3_40SE	GDDR3_POS	FB B RDQS<6>
FB_B_RDQS<7>	GDDR3_40SE	GDDR3_POS	FB B RDQS<7>
FB_B_DQ<39..32>	GDDR3_40SE	GDDR3_DATA	FB B DQ<39..32>
FB_B_DQ<47..40>	GDDR3_40SE	GDDR3_DATA	FB B DQ<47..40>
FB_B_DQ<55..48>	GDDR3_40SE	GDDR3_DATA	FB B DQ<55..48>
FB_B_DQ<63..56>	GDDR3_40SE	GDDR3_DATA	FB B DQ<63..56>
FB_B_DQM_L<4>	GDDR3_40SE	GDDR3_DATA	FB B DQM_L<4>
FB_B_DQM_L<5>	GDDR3_40SE	GDDR3_DATA	FB B DQM_L<5>
FB_B_DQM_L<6>	GDDR3_40SE	GDDR3_DATA	FB B DQM_L<6>
FB_B_DQM_L<7>	GDDR3_40SE	GDDR3_DATA	FB B DQM_L<7>

GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
FB_C_CLK_P	GDDR3_80D	GDDR3_CLK	FB C CLK P<0>
FB_C_CLK_N	GDDR3_80D	GDDR3_CLK	FB C CLK N<0>
FB_D_CLK_P	GDDR3_80D	GDDR3_CLK	FB D CLK P<1>
FB_D_CLK_N	GDDR3_80D	GDDR3_CLK	FB D CLK N<1>
FB_C_MA<1..0>	GDDR3_40R55SE	GDDR3_CMD	FB C MA<1..0>
FB_C_MA<2..6>	GDDR3_40R55SE	GDDR3_CMD	FB C MA<2..6>
FB_C_BA<2..0>	GDDR3_40R55SE	GDDR3_CMD	FB C BA<2..0>
FB_C_RAS_L	GDDR3_40R55SE	GDDR3_CMD	FB C RAS L
FB_C_CAS_L	GDDR3_40R55SE	GDDR3_CMD	FB C CAS L
FB_C_WE_L	GDDR3_40R55SE	GDDR3_CMD	FB C WE L
FB_C_CKE	GDDR3_40R55SE	GDDR3_CMD	FB C CKE
FB_C_CS0_L	GDDR3_40R55SE	GDDR3_CMD	FB C CS0 L
FB_C_DRAM_RST	GDDR3_40R55SE	GDDR3_CMD	FB C DRAM_RST
FB_C_LMA<5..2>	GDDR3_40SE	GDDR3_CMD	FB C LMA<5..2>
FB_C_UMA<5..2>	GDDR3_40SE	GDDR3_CMD	FB C UMA<5..2>
FB_C_WDQS<0>	GDDR3_40SE	GDDR3_POS	FB C WDQS<0>
FB_C_WDQS<1>	GDDR3_40SE	GDDR3_POS	FB C WDQS<1>
FB_C_WDQS<2>	GDDR3_40SE	GDDR3_POS	FB C WDQS<2>
FB_C_WDQS<3>	GDDR3_40SE	GDDR3_POS	FB C WDQS<3>
FB_C_RDQS<0>	GDDR3_40SE	GDDR3_POS	FB C RDQS<0>
FB_C_RDQS<1>	GDDR3_40SE	GDDR3_POS	FB C RDQS<1>
FB_C_RDQS<2>	GDDR3_40SE	GDDR3_POS	FB C RDQS<2>
FB_C_RDQS<3>	GDDR3_40SE	GDDR3_POS	FB C RDQS<3>
FB_C_DQ<7..0>	GDDR3_40SE	GDDR3_DATA	FB C DQ<7..0>
FB_C_DQ<15..8>	GDDR3_40SE	GDDR3_DATA	FB C DQ<15..8>
FB_C_DQ<23..16>	GDDR3_40SE	GDDR3_DATA	FB C DQ<23..16>
FB_C_DQ<31..24>	GDDR3_40SE	GDDR3_DATA	FB C DQ<31..24>
FB_C_DQM_L<0>	GDDR3_40SE	GDDR3_DATA	FB C DQM_L<0>
FB_C_DQM_L<1>	GDDR3_40SE	GDDR3_DATA	FB C DQM_L<1>
FB_C_DQM_L<2>	GDDR3_40SE	GDDR3_DATA	FB C DQM_L<2>
FB_C_DQM_L<3>	GDDR3_40SE	GDDR3_DATA	FB C DQM_L<3>
FB_D_WDQS<4>	GDDR3_40SE	GDDR3_POS	FB D WDQS<4>
FB_D_WDQS<5>	GDDR3_40SE	GDDR3_POS	FB D WDQS<5>
FB_D_WDQS<6>	GDDR3_40SE	GDDR3_POS	FB D WDQS<6>
FB_D_WDQS<7>	GDDR3_40SE	GDDR3_POS	FB D WDQS<7>
FB_D_RDQS<4>	GDDR3_40SE	GDDR3_POS	FB D RDQS<4>
FB_D_RDQS<5>	GDDR3_40SE	GDDR3_POS	FB D RDQS<5>
FB_D_RDQS<6>	GDDR3_40SE	GDDR3_POS	FB D RDQS<6>
FB_D_RDQS<7>	GDDR3_40SE	GDDR3_POS	FB D RDQS<7>
FB_D_DQ<39..32>	GDDR3_40SE	GDDR3_DATA	FB D DQ<39..32>
FB_D_DQ<47..40>	GDDR3_40SE	GDDR3_DATA	FB D DQ<47..40>
FB_D_DQ<55..48>	GDDR3_40SE	GDDR3_DATA	FB D DQ<55..48>
FB_D_DQ<63..56>	GDDR3_40SE	GDDR3_DATA	FB D DQ<63..56>
FB_D_DQM_L<4>	GDDR3_40SE	GDDR3_DATA	FB D DQM_L<4>
FB_D_DQM_L<5>	GDDR3_40SE	GDDR3_DATA	FB D DQM_L<5>
FB_D_DQM_L<6>	GDDR3_40SE	GDDR3_DATA	FB D DQM_L<6>
FB_D_DQM_L<7>	GDDR3_40SE	GDDR3_DATA	FB D DQM_L<7>

G96 Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
GPU_CLK27M	CLK_SLOW_55E	CLK_SLOW	GPU_CLK27M
GPU_CLK27M_SS	CLK_SLOW_55E	CLK_SLOW	GPU_CLK27M_SS
LVDS_EG_A_CLK_P	LVDS_100D	LVDS	LVDS_EG A CLK P
LVDS_EG_A_CLK_N	LVDS_100D	LVDS	LVDS_EG A CLK N
LVDS_EG_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_EG A DATA P<2..0>
LVDS_EG_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_EG A DATA N<2..0>
LVDS_EG_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_EG B DATA P<2..0>
LVDS_EG_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_EG B DATA N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP EG ML P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP EG ML N<3..0>
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH N
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH C P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH C N

GPU (G96) Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	107	109

M99 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	14 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.135 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.250 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

NOTE: From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC_MASTER=M99_MLB SYNC_DATE=01/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7902	D
SCALE	SHT	OF
NONE	109	109