

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

CORNHOLE

PVT 04/24/2009

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

Page	Contents	Sync	Date
1	Table of Contents	DDR	12/05/2008
2	System Block Diagram	T18_MLB	12/12/2007
3	Power Block Diagram	T18_MLB	12/12/2007
4	Power Block Diagram	N/A	N/A
5	BOM Configuration	DDR	12/18/2008
6	JTAG Scan Chain	DDR	07/22/2008
7	Functional / ICT Test	N/A	N/A
8	Power Aliases	(MASTER)	(MASTER)
9	Signal Aliases	(MASTER)	(MASTER)
10	CPU FSB	M98_MLB	11/12/2008
11	CPU Power & Ground	M98_MLB	11/12/2008
12	CPU Decoupling & VID	M87_MLB	10/17/2007
13	eXtended Debug Port(MiniXDP)	M98_MLB	11/12/2008
14	MCP CPU Interface	T18_MLB	12/12/2008
15	MCP Memory Interface	T18_MLB	12/12/2008
16	MCP Memory Misc	T18_MLB	12/12/2008
17	MCP PCIe Interfaces	T18_MLB	04/04/2008
18	MCP Ethernet & Graphics	T18_MLB	12/12/2008
19	MCP PCI & LPC	T18_MLB	12/12/2008
20	MCP SATA & USB	T18_MLB	12/12/2008
21	MCP HDA & MISC	T18_MLB	12/12/2008
22	MCP Power & Ground	T18_MLB	12/12/2008
23	MCP79 A01 Silicon Support	T18_MLB	03/31/2008
24	MCP Standard Decoupling	T18_MLB	06/18/2008
25	MCP Graphics Support	AMASON_M98_MLB	06/18/2008
26	SB Misc	DDR	12/15/2008
27	FSB/DDR3/FRAMEBUF Vref Margining	DDR	12/05/2008
28	DDR3 SO-DIMM Connector A	DDR	07/22/2008
29	DDR3 SO-DIMM Connector B	DDR	07/22/2008
30	DDR3 Support	T18_MLB	12/12/2008
31	Right Clutch Connector	MUXGFX	12/08/2008
32	SECUREDIGITAL CARD READER	MEMURI	01/30/2009
33	Ethernet PHY (RTL8211CL)	SUMA_M98_MLB	07/01/2008
34	Ethernet & AirPort Support	SUMA_M98_MLB	07/01/2008
35	Ethernet Connector	AMASON_M98_MLB	12/16/2008
36	FireWire LLC/PHY (FW643)	SENSOR	08/14/2008
37	FireWire Port Power	YUN_K19_MLB	12/22/2008
38	FireWire Ports	SENSOR	08/14/2008
39	SATA Connectors	PWRSQNC	12/04/2008
40	External USB Connectors	M98_MLB	11/14/2008
41	Front Flex Support	PWRSQNC	12/04/2008
42	SMC	T18_MLB	12/12/2008
43	SMC Support	DDR	12/19/2008
44	LPC+SPI Debug Connector	CHANGZHANG	05/09/2008
45	K19 SMBUS CONNECTIONS	DDR	12/19/2008

Page	Contents	Sync	Date
46	Current & Voltage Sensing	SENSOR	08/14/2008
47	Current Sensing	YUN_K19_MLB	12/10/2008
48	Thermal Sensors	YUN_K19_MLB	12/22/2008
49	Fan Connectors	M87_MLB	10/17/2007
50	WELLSRING 1	AMASON_M98_MLB	06/18/2008
51	WELLSRING 2	PWRSQNC	01/05/2009
52	Sudden Motion Sensor (SMS)	SENSOR	08/14/2008
53	DEBUG SENSORS AND ADC	DDR	12/19/2008
54	SPI ROM	CHANG_M98_MLB	07/01/2008
55	AUDIO: CODEC/REGULATOR	AUDIO	03/16/2009
56	AUDIO: LINE INPUT FILTER	AUDIO	03/16/2009
57	AUDIO: HEADPHONE FILTER	AUDIO	03/16/2009
58	AUDIO: SPEAKER AMP	AUDIO	03/16/2009
59	AUDIO: JACKS	AUDIO	03/16/2009
60	AUDIO: JACK TRANSLATORS	AUDIO	03/16/2009
61	DC-In & Battery Connectors	YUN_K19_MLB	12/16/2008
62	PBus Supply & Battery Charger	M99_MLB	12/10/2007
63	IMVP6 CPU VCore Regulator	M87_MLB	10/17/2007
64	5V / 3.3V Power Supply	PWRSQNC	12/17/2008
65	1.5V DDR3 Supply	DDR	12/05/2008
66	MCP CORE REGULATOR	M98_MLB	11/14/2008
67	CPU VTT / 1V05 S0 Power Supply	M99_MLB	12/14/2007
68	Misc Power Supplies	M99_MLB	12/14/2007
69	Power Control	PWRSQNC	12/17/2008
70	Power FETs	DDR	12/05/2008
71	NV G96 PCI-E	MUXGFX	07/10/2008
72	NV G96 Core/FB Power	MUXGFX	07/10/2008
73	NV G96 Frame Buffer I/F	MUXGFX	07/10/2008
74	GDDR3 Frame Buffer A (Top)	MUXGFX	07/10/2008
75	GDDR3 Frame Buffer B (Top)	MUXGFX	07/10/2008
76	NV G96 GPIO/MIO/Misc	MUXGFX	07/10/2008
77	G96 GPIOs & Straps	MUXGFX	07/09/2008
78	NV G96 Video Interfaces	MUXGFX	07/10/2008
79	GPU (G96) CORE SUPPLY	M87_MLB	10/17/2007
80	LVDS Display Connector	DDR	12/19/2008
81	Muxed Graphics Support	AMASON_M98_MLB	12/05/2008
82	DisplayPort Connector	MUXGFX	07/10/2008
83	1.1V / 1V8 FB Power Supply	MUXGFX	07/10/2008
84	Graphics MUX (GMUX)	MUXGFX	07/10/2008
85	LCD BACKLIGHT DRIVER	DDR	12/12/2008
86	LCD Backlight Support	YITE_M98_MLB	07/02/2008
87	Misc Power Supplies	MUXGFX	02/01/2008
88	CPU/FSB Constraints	MUXGFX	02/18/2008
89	Memory Constraints	MUXGFX	02/18/2008
90	MCP Constraints 1	MUXGFX	02/18/2008


Page	Contents	Sync	Date
91	MCP Constraints 2	MUXGFX	02/18/2008
92	Ethernet Constraints	MUXGFX	02/18/2008
93	FireWire Constraints	MUXGFX	02/18/2008
94	SMC Constraints	MUXGFX	02/18/2008
95	GPU (G96) CONSTRAINTS	MUXGFX	02/18/2008
96	Project Specific Constraints	MUXGFX	02/21/2008
97	PCB Rule Definitions	M99_MLB	01/22/2008


www.laptop-schematics.com

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7892	1	SCHEM,CORNHOLE,K19	SCH	CRITICAL	
820-2523	1	PCBF,CORNHOLE,K19	PCB	CRITICAL	

DRAWING TITLE: M98_MLB
 LAST_MODIFIED: Fri Apr 24 15:23:24 2009

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
xx : _____				NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
x.xx : _____					
x.xxx : _____					
ANGLES : _____					
DO NOT SCALE DRAWING		DRAPTER	DESIGN CK		
		ENG APPD	MFG APPD		
		QA APPD	DESIGNER	TITLE	
		RELEASE	SCALE	SCHEM,MBP 15MLB	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	DRAWING NUMBER	REV. A.0.0
				051-7892	SHT 1 OF 97



System Block Diagram

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	2	97	


POWER SYSTEM ARCHITECTURE




Power Block Diagram

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF, REV.



www.laptop-schematics.com



Power Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 4	OF 97

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9965	PCBA, 2.66GHZ, 256SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XN, CPU_2_66GHZ, FB_256_SAMSUNG
630-9966	PCBA, 2.66GHZ, 256HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XP, CPU_2_66GHZ, FB_256_HYNIX
630-9967	PCBA, 2.80GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XQ, CPU_2_80GHZ, FB_512_SAMSUNG
630-9968	PCBA, 2.80GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XR, CPU_2_80GHZ, FB_512_HYNIX
630-9969	PCBA, 3.06GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XS, CPU_3_06GHZ, FB_512_SAMSUNG
630-9970	PCBA, 3.06GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XT, CPU_3_06GHZ, FB_512_HYNIX
085-0736	K19 MLB DEVELOPMENT	K19_DEVEL_PVT

K19 BOM Groups

BOM GROUP	BOM OPTIONS
K19_COMMON	ALTERNATE, COMMON, K19, K19_COMMON1, K19_COMMON2, K19_PROGPARTS
K19_COMMON1	BOOT_MODE_USER, DPMUX_EN_S0, DP_CA_DET_EG_PLD, DP_ESD, EG_PWRSEQ_HW, EXTRACT_BUFF
K19_COMMON2	GMUX_I1V8, GPUVID_I1P00V, GPU_SS_INT, ISL6258A, MCP_B03, MCPSEQ_SMC, MIKEY, MUXGFX, SMC_DEBUG_YES, XDP
K19_DEVEL_ENG	BMON_ENG, DEBUG_ADC, GMUX_JTAG, LPCPLUS, VREFMRGN, XDP_CONN
K19_DEVEL_PVT	BMON_PROD, LPCPLUS, NO_VREFMRGN, XDP_CONN
K19_PROD	BMON_PROD, LPCPLUS_NOT, NO_VREFMRGN
K19_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG

BOM GROUP	BOM OPTIONS
FB_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG
FB_256_HYNIX	VRAM4, VRAM_256_HYNIX
FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG
FB_512_HYNIX	VRAM4, VRAM_512_HYNIX

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XN]	CRITICAL	EEE_6XN
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XP]	CRITICAL	EEE_6XP
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XQ]	CRITICAL	EEE_6XQ
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XR]	CRITICAL	EEE_6XR
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XS]	CRITICAL	EEE_6XS
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XT]	CRITICAL	EEE_6XT

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3761	1	IC, PDC, SUGLA, FRQ, 1.66G, 256, 1066, 40, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ
337S3682	1	IC, PDC, SUGLA, FRQ, 1.80G, 256, 1066, 40, 3M, BGA	U1000	CRITICAL	CPU_2_80GHZ
337S3744	1	IC, PDC, SUGLA, FRQ, 1.80G, 256, 1066, 40, 3M, BGA	U1000	CRITICAL	CPU_3_06GHZ
338S0710	1	IC, MCP79MXT-B3, 35X35MM, BGA1437	U1400	CRITICAL	MCP_B03
338S0694	1	IC, RTL8251CA-VB-GR, GIGE TRANSCEIVER, 48P, LQFP	U3700	CRITICAL	
338S0654	1	IC, F843-E, 13948 PHY/PHYC1 13948, QFN-48	U4100	CRITICAL	
341S2384	1	IR, ENCODER II, CV7C63803-LQNC	U4800	CRITICAL	
338S0563	1	IC, SMC, HSB/2117, 99MX99M, TLP	U4900	CRITICAL	SMC_BLANK
341S2462	1	IC, SMC, DEVELOPMENT, K19	U4900	CRITICAL	SMC_PROG
341S2503	1	IC, PSOC +M/USB, 56PIN, MLF, K19	U5701	CRITICAL	TPAD_PROG
335S0384	1	IC, 12MBIT 8-PIN SPI SERIAL FLASH, 8010R	U6100	CRITICAL	BOOTROM_BLANK
341S2456	1	IC, EFI ROM, DEVELOPMENT, K19	U6100	CRITICAL	BOOTROM_PROG
338S0554	1	IC, GPU, 55nm, NV G96-GS, BGA969, LF	U8000	CRITICAL	
333S0507	4	IC, SDRAM, GDDR3, 16Mx32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0483	4	IC, SDRAM, GDDR3, 16Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX
333S0511	4	IC, SDRAM, GDDR3, 32Mx32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0506	4	IC, SDRAM, GDDR3, 32Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_HYNIX

Development BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0736	1	K19 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
13850603	13850602		ALL	Waiver all to testing
35321681	35321294		ALL	Waiver all to testing
15280276	15280683		ALL	Waiver all to testing
341S2367	341S2366		ALL	Waiver all to test
15281034	15280867		ALL	Waiver all to testing
15780058	15780055		ALL	Waiver all to testing
15280915	15280796		ALL	Waiver all to testing
12850220	12850262		ALL	Waiver all to testing
12780062	12780108		ALL	Waiver all to testing
15280968	15280966		ALL	Waiver all to testing
31150447	31150406		ALL	Waiver all to testing
33850714	33850554		ALL	Low Leakage DRG DRG
10780138	10780074		ALL	Waiver all to testing
10780139	10780075		ALL	Waiver all to testing


BOM Configuration

SYNC_MASTER=DDR SYNC_DATE=12/18/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	5		

1.05V TO 3.3V LEVEL TRANSLATOR (M98: ON ICT FIXTURE)



JTAG Scan Chain

SYNC_MASTER=DOR SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 6	OF 97

Functional Test Points



Fan Connectors

FUNC_TEST	Pin	TPs
TRUE PP5V_S0	66 67 70	3 TPs
TRUE FAN_LT_PWM	49	
TRUE FAN_LT_TACH	49	
TRUE FAN_RT_PWM	49	
TRUE FAN_RT_TACH	49	
TRUE GND		5 TPs

LVDS Connector

FUNC_TEST	Pin	TPs
TRUE PP3V3_S0	59 60 61 62	3 TPs
TRUE PP3V3_SW_LCD	80 81 82 83	
TRUE PPVOUT_S0_LCDBKLT	7 53 80 85	
TRUE LVDS_DDC_CLK	80 81	5 TPs
TRUE LVDS_DDC_DATA	80 81	
TRUE LVDS_CONN_A_DATA_N<0>	80 81 95	
TRUE LVDS_CONN_A_DATA_P<0>	80 81 95	
TRUE LVDS_CONN_A_DATA_N<1>	80 81 95	
TRUE LVDS_CONN_A_DATA_P<1>	80 81 95	
TRUE LVDS_CONN_A_DATA_N<2>	80 81 95	
TRUE LVDS_CONN_A_DATA_P<2>	80 81 95	
TRUE LVDS_CONN_A_CLK_F_N	80 95	
TRUE LVDS_CONN_A_CLK_F_P	80 95	
TRUE LVDS_CONN_B_DATA_N<0>	80 81 95	
TRUE LVDS_CONN_B_DATA_P<0>	80 81 95	
TRUE LVDS_CONN_B_DATA_N<1>	80 81 95	
TRUE LVDS_CONN_B_DATA_P<1>	80 81 95	
TRUE LVDS_CONN_B_DATA_N<2>	80 81 95	
TRUE LVDS_CONN_B_DATA_P<2>	80 81 95	
TRUE LVDS_CONN_B_CLK_F_N	80 95	
TRUE LVDS_CONN_B_CLK_F_P	80 95	
TRUE LED_RETURN_1	80 85	
TRUE LED_RETURN_2	80 85	
TRUE LED_RETURN_3	80 85	
TRUE LED_RETURN_4	80 85	
TRUE LED_RETURN_5	80 85	
TRUE LED_RETURN_6	80 85	
TRUE BKL_ISEN1	85	
TRUE BKL_ISEN2	85	
TRUE BKL_ISEN3	85	
TRUE BKL_ISEN4	85	
TRUE BKL_ISEN5	85	
TRUE BKL_ISEN6	85	
TRUE GND		

IPD Flex Connector

FUNC_TEST	Pin	TPs
TRUE PP3V3_S3_LDO	7 51	2 TPs
TRUE PP18V5_S3	7 51	
TRUE Z2_CS_L	50 51	5 TPs
TRUE Z2_DEBUG3	50 51	
TRUE Z2_MOSI	50 51	
TRUE Z2_MISO	50 51	
TRUE Z2_SCLK	50 51	
TRUE Z2_BOOST_EN	51	
TRUE Z2_HOST_INTN	50 51	
TRUE Z2_CLKIN	50 51	
TRUE Z2_KEY_ACT_L	50 51	
TRUE Z2_RESET	50 51	
TRUE PSOC_MISO	50 51	
TRUE PSOC_MOSI	50 51	
TRUE PSOC_SCLK	50 51	
TRUE SMBUS_SMC_A_S3_SDA	7 31 42 45 51 94	
TRUE SMBUS_SMC_A_S3_SCL	7 31 42 45 51 94	
TRUE PSOC_F_CS_L	50 51	
TRUE PICKB_L	50 51	
TRUE GND		

SD Card Connector

FUNC_TEST	Pin	TPs
TRUE SD_D<7..0>	32 93	2 TPs
TRUE SD_CMD	32 93	
TRUE SD_CLK	32 93	
TRUE SD_CD_L	32	
TRUE SD_WP	32	
TRUE GND		

Speaker Connectors

FUNC_TEST	Pin	TPs
TRUE BI_MIC_LO	59 60	6 TPs
TRUE BI_MIC_SHIELD	59 60	
TRUE BI_MIC_HI	59 60	
TRUE SPKRCONN_L_OUT_P	58 59 96	
TRUE SPKRCONN_L_OUT_N	58 59 96	
TRUE SPKRCONN_R_OUT_P	58 59 96	
TRUE SPKRCONN_R_OUT_N	58 59 96	
TRUE SPKRCONN_S_OUT_P	58 59 96	
TRUE SPKRCONN_S_OUT_N	58 59 96	
TRUE GND		

SATA ODD Connectors

FUNC_TEST	Pin	TPs
TRUE PP5V_SW_ODD	7 39 53	4 TPs
TRUE SMC_ODD_DETECT	39 42	
TRUE SATA_ODD_R2D_P	39 90	
TRUE SATA_ODD_R2D_N	39 90	
TRUE SATA_ODD_D2R_C_N	39 90	
TRUE SATA_ODD_D2R_C_P	39 90	
TRUE GND		3 TPs

Keyboard Connector

FUNC_TEST	Pin	TPs
TRUE PP3V3_S3	7 8 21 27 31 32 45 50 52 70	5 TPs
TRUE PP3V42_G3H	2 8 21 22 26 40 42 43 44 45 46	
TRUE WS_KBD1	50	
TRUE WS_KBD2	50	
TRUE WS_KBD3	50	
TRUE WS_KBD4	50	
TRUE WS_KBD5	50	
TRUE WS_KBD6	50	
TRUE WS_KBD7	50	
TRUE WS_KBD8	50	
TRUE WS_KBD9	50	
TRUE WS_KBD10	50	
TRUE WS_KBD11	50	
TRUE WS_KBD12	50	
TRUE WS_KBD13	50	
TRUE WS_KBD14	50	
TRUE WS_KBD15_CAP	50	
TRUE WS_KBD16_NUM	50	
TRUE WS_KBD17	50	
TRUE WS_KBD18	50	
TRUE WS_KBD19	50	
TRUE WS_KBD20	50	
TRUE WS_KBD21	50	
TRUE WS_KBD22	50	
TRUE WS_KBD23	50	
TRUE WS_KBD_ONOFF_L	50	
TRUE WS_LEFT_SHIFT_KBD	50	
TRUE WS_LEFT_OPTION_KBD	50	
TRUE WS_CONTROL_KBD	50	
TRUE KBDLED_ANODE	7 51	
TRUE GND		

Airport/BT/Camera Conn.

FUNC_TEST	Pin	TPs
TRUE PCIE_MINI_D2R_P	17 31 90	10 TPs
TRUE PCIE_MINI_D2R_N	17 31 90	
TRUE PCIE_MINI_R2D_P	31 90 96	
TRUE PCIE_MINI_R2D_N	31 90 96	
TRUE PCIE_CLK100M_MINI_CONN_P	31 96	
TRUE PCIE_CLK100M_MINI_CONN_N	31 96	
TRUE MINI_CLKREQ_O_L	31	
TRUE PCIE_WAKE_L	31 31	
TRUE MINI_RESET_CONN_L	31	
TRUE PP5V_WLAN	31	
TRUE PP3V3_S3_BT_F	31	
TRUE PP5V_S3_BTCAMERA_F	31	
TRUE SMBUS_SMC_A_S3_SDA	7 31 42 45 51 94	
TRUE SMBUS_SMC_A_S3_SCL	7 31 42 45 51 94	
TRUE USB_CAMERA_CONN_P	31 96	
TRUE USB_CAMERA_CONN_N	31 96	
TRUE CONN_USB2_BT_P	31 96	
TRUE CONN_USB2_BT_N	31 96	
TRUE GND		

SATA HDD Connector

FUNC_TEST	Pin	TPs
TRUE PP5V_S0_HDD_FLT	7 39	4 TPs
TRUE PP5V_S3_IR_R	39	
TRUE SATA_HDD_R2D_P	39 90	
TRUE SATA_HDD_R2D_N	39 90	
TRUE SATA_HDD_D2R_C_P	39 90	
TRUE SATA_HDD_D2R_C_N	39 90	
TRUE IR_RX_OUT	39 41	
TRUE SYS_LED_ANODE_R	39	
TRUE GND		6 TPs

KBD Backlight Conn.

FUNC_TEST	Pin	TPs
TRUE KBDLED_ANODE	7 51	2 TPs
TRUE SMC_KBDLED_PRESENT_L	51	
TRUE GND		

DC Power Connector

FUNC_TEST	Pin	TPs
TRUE PP18V5_DCIN_FUSE	61	3 TPs
TRUE ADAPTER_SENSE	61	
TRUE GND		3 TPs

Battery Connector

FUNC_TEST	Pin	TPs
TRUE PPVBAT_G3H_CONN	61 62	3 TPs
TRUE SMBUS_SMC_BSA_SCL	7 42 45 61 62 94	
TRUE SMBUS_SMC_BSA_SDA	7 42 45 61 62 94	
TRUE SYS_DETECT_L	61	6 TPs
TRUE GND		

Batt Signal Connector

FUNC_TEST	Pin	TPs
TRUE PP3V42_G3H	45 46 50 61 62 64 69	3 TPs
TRUE SMBUS_SMC_BSA_SCL	22 22	
TRUE SMBUS_SMC_BSA_SDA	7 42 45 61 62 94	
TRUE SMC_BIL_BUTTON_L	42 43 61	3 TPs
TRUE SMC_LID_R	61	
TRUE GND		

Power Nets

FUNC_TEST	Pin	TPs
TRUE PPVCORE_S0_CPU	8 11 12 46 63	6 TPs
TRUE PPVCORE_S0_MCP_REG	8 22 24 46 66	
TRUE PP0V9R0V75_S0_DDRVTT	8 28 29 65 70	
TRUE PPCPUVTT_S0	5 8 9 10 11 12 13 14 17 18 20	
TRUE PP1V8R1V5_S0_FET	8 11 12 16 24 28 29 39 66 69 70	
TRUE PP1V8_S0	8 18 25 55 69 70 84 87	
TRUE PP3V3_S0	59 60 61 68 69 70 77 80 81 82	
TRUE PP1V8R1V5_S3	28 29 30 65 70	
TRUE PP3V3_S3	7 8 21 27 31 32 45 50 52 70	
TRUE PP1V2R1V05_S5	8 22 24 34 68	
TRUE PP3V3_S5	8 18 20 22 24 26 30 34 37 38 44	
TRUE PP3V42_G3H	7 8 21 22 26 40 42 43 44 45 46	
TRUE PPBUS_G3H	50 61 62 64 69	
TRUE PP3V3_ENET_PHY	8 18 24 33 34	
TRUE PP1V2R1V05_ENET	8 18 24 33 34	
TRUE PP5V_S3	8 9 11 39 40 41 43 51 53 55 64	
TRUE PP3V3_S5_AVREF_SMC	42 43	
TRUE PP18V5_S3	7 51	
TRUE PP3V3_S3_LDO	7 51	
TRUE PPVOUT_S0_LCDBKLT	7 53 80 85	
TRUE PP4V5_AUDIO_ANALOG	55	
TRUE SMC_PM_G2_EN	42 64 69	
TRUE PM_SLP_S4_L	21 40 42 43 69 70	
TRUE PM_SLP_S3_L	21 34 37 42 69 82 84	
TRUE PP1V05_S0_MCP_PLL_UF	8 24 68	
TRUE PP5V_SW_ODD	7 39 53	
TRUE PP5V_S0_HDD_FLT	7 39	
TRUE BKL_VLDO	85	
TRUE GND		

ICT Test Points


NO_TEST	Pin	TPs
NC_AUD_LOI_N_L	55 7	5 TPs
NC_AUD_LOI_P_L	55 7	
NC_USB_10N	20 7	
NC_USB_10P	20 7	
NC_ENET_INTR_L	18 7	
NC_ENET_PWRDWN_L	18 7	
NC_LPC_DRQ0_L	19 7	
TP_MEM_A_CKE<3..2>	16	
NC_MEM_A_CLK2N	7 15	
NC_MEM_A_CLK3N	7 16	
NC_MEM_A_CLK3P	7 16	
NC_MEM_A_CLK4P	7 16	
NC_MEM_A_CS_L<3>	7 16	
TP_MEM_A_ODT<3..2>	16	
NC_MEM_B_CKE<2>	7 16	
NC_MEM_B_CLK3P	7 16	
NC_MEM_B_CLK4N	7 16	
NC_MEM_B_CLK4P	7 16	
NC_MEM_B_CLK5N	7 16	
NC_MEM_B_ODT<2>	7 16	
NC_MLB_RAM_SIZE	7 16	
NC_P7_7	7 21	
TP_PCI_AD<31..8>	7 50	
NC_PCI_C_BE_L<3..0>	19	
NC_PCI_CLK0	7 19	
NC_PCI_CLK1	7 19	
NC_PCI_DEVSEL_L	7 19	
NC_PCI_FRAME_L	7 19	
NC_PCI_GNT0_L	7 19	
NC_PCI_GNT1_L	7 19	
NC_PCI_INTW_L	7 19	
NC_PCI_INTX_L	7 19	
NC_PCI_INTZ_L	7 19	
NC_PCI_IRDY_L	7 19	
NC_PCI_PERR_L	7 19	
NC_PCI_RESET1_L	7 19	
NC_PCI_SERR_L	7 19	
NC_PCI_STOP_L	7 19	
NC_PCI_TRDY_L	7 19	
NC_PCIE_CLK100M_PE4N	7 17	
NC_PCIE_CLK100M_PE4P	7 17	
NC_PCIE_CLK100M_PE5N	7 17	
NC_PCIE_CLK100M_PE5P	7 17	
NC_PCIE_CLK100M_PE6P	7 17	
NC_PCIE_PE4_D2RN	7 17	
NC_PCIE_PE4_R2D_CN	7 17	
NC_PCIE_PRSENT_L	7 17	
NC_PSOC_P1_3	7 50	
NC_PSOC_SDA	7 50	
NC_SATA_C_D2RP	7 20	
NC_SATA_C_R2D_CN	7 20	
NC_SATA_C_R2D_CP	7 20	
NC_SATA_D_D2RN	7 20	
NC_SATA_D_D2RP	7 20	
NC_SB_A20GATE	7 21	

Note:
NO_TEST properties are also on page 9, 26, 43, 50

Functional / ICT Test


SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	7	97

www.laptop-schematics.com



Power Aliases

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 8	OF 97



Thermal Module Holes




Frame Holes




Extra FSB Pull-ups


Exist in MRB but not Intel designs. Here for CYA.
If found to be necessary, will move to page14.csa




Bosses



MCP79 PCIe PRSNT# Straps




Digital Ground



Signal Aliases

SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	




www.laptop-schematics.com

LAYOUT NOTE:
 COMP0,2 CONNECT WITH ZO=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH ZO=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

CPU FSB
 SYNC_MASTER=M98_MLB SYNC_DATE=11/12/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 10	OF 97



(CPU CORE POWER)

PPVCORE_S0_CPU 7 8 11 12 46 63

Standard Voltage:

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

Low Voltage:

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

Ultra Low Voltage:

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

(CPU IO POWER 1.05V)

PPCPUVTT_S0 5 7 8 9 10 12 13 14 17 18 20 22

- 4500 mA (before VCC stable)
- 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)



PP1V8R1V5_S0_FET 7 8 12 16 24 28 29 39 68 69

130 mA

- VID0 AD6 CPU VID<0>
- VID1 AF5 CPU VID<1>
- VID2 AE5 CPU VID<2>
- VID3 AF4 CPU VID<3>
- VID4 AE3 CPU VID<4>
- VID5 AF3 CPU VID<5>
- VID6 AE2 CPU VID<6>

VCCSENSE AF7 CPU VCCSENSE P

VSSSENSE AE7 CPU VCCSENSE N




CPU Power & Ground

SYNC_MASTER=M98_MLB SYNC_DATE=11/12/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	11		




CPU Decoupling & VID
 SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	12	97	

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0620 adapter board to support CPU, MCP debugging.


MCP79-specific pinout



← Direction of XDP module
Please avoid any obstructions on even-numbered side of J1300

eXtended Debug Port (MiniXDP)
SYNC_MASTER=M98_MLB SYNC_DATE=11/12/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT		OF
NONE	13		97



www.laptop-schematics.com

OMIT
U1400
MCP79-TOPO-B
BGA
(1 OF 11)

88 10 7	FSB DSTB L P<0>	T40	CPU_DSTBP0#	CPU_D0#	Y43	FSB D L<0>	7 10 88
88 10 7	FSB DSTB L N<0>	U40	CPU_DSTBN0#	CPU_D1#	W42	FSB D L<1>	7 10 88
88 10 7	FSB DINV L<0>	V41	CPU_DBI0#	CPU_D2#	Y40	FSB D L<2>	7 10 88
88 10 7	FSB DSTB L P<1>	W39	CPU_DSTBP1#	CPU_D3#	W41	FSB D L<3>	7 10 88
88 10 7	FSB DSTB L N<1>	W37	CPU_DSTBN1#	CPU_D4#	Y39	FSB D L<4>	7 10 88
88 10 7	FSB DINV L<1>	V35	CPU_DBI1#	CPU_D5#	V42	FSB D L<5>	7 10 88
88 10 7	FSB DSTB L P<2>	N37	CPU_DSTBP2#	CPU_D6#	Y41	FSB D L<6>	7 10 88
88 10 7	FSB DSTB L N<2>	L36	CPU_DSTBN2#	CPU_D7#	Y42	FSB D L<7>	7 10 88
88 10 7	FSB DINV L<2>	N35	CPU_DBI2#	CPU_D8#	P42	FSB D L<8>	7 10 88
88 10 7	FSB DSTB L P<3>	M39	CPU_DSTBP3#	CPU_D9#	U41	FSB D L<9>	7 10 88
88 10 7	FSB DSTB L N<3>	M41	CPU_DSTBN3#	CPU_D10#	R42	FSB D L<10>	7 10 88
88 10 7	FSB DINV L<3>	J41	CPU_DBI3#	CPU_D11#	T39	FSB D L<11>	7 10 88
88 10 7	FSB A L<3>	AC34	CPU_A3#	CPU_D12#	T42	FSB D L<12>	7 10 88
88 10 7	FSB A L<4>	AE38	CPU_A4#	CPU_D13#	T41	FSB D L<13>	7 10 88
88 10 7	FSB A L<5>	AE34	CPU_A5#	CPU_D14#	R41	FSB D L<14>	7 10 88
88 10 7	FSB A L<6>	AC37	CPU_A6#	CPU_D15#	T43	FSB D L<15>	7 10 88
88 10 7	FSB A L<7>	AE37	CPU_A7#	CPU_D16#	W35	FSB D L<16>	7 10 88
88 10 7	FSB A L<8>	AE35	CPU_A8#	CPU_D17#	AA37	FSB D L<17>	7 10 88
88 10 7	FSB A L<9>	AB35	CPU_A9#	CPU_D18#	W33	FSB D L<18>	7 10 88
88 10 7	FSB A L<10>	AF35	CPU_A10#	CPU_D19#	W34	FSB D L<19>	7 10 88
88 10 7	FSB A L<11>	AG35	CPU_A11#	CPU_D20#	AA36	FSB D L<20>	7 10 88
88 10 7	FSB A L<12>	AG39	CPU_A12#	CPU_D21#	AA34	FSB D L<21>	7 10 88
88 10 7	FSB A L<13>	AE33	CPU_A13#	CPU_D22#	AA38	FSB D L<22>	7 10 88
88 10 7	FSB A L<14>	AG37	CPU_A14#	CPU_D23#	AA35	FSB D L<23>	7 10 88
88 10 7	FSB A L<15>	AG38	CPU_A15#	CPU_D24#	U38	FSB D L<24>	7 10 88
88 10 7	FSB A L<16>	AG34	CPU_A16#	CPU_D25#	U36	FSB D L<25>	7 10 88
88 10 7	FSB A L<17>	AN38	CPU_A17#	CPU_D26#	U35	FSB D L<26>	7 10 88
88 10 7	FSB A L<18>	AL39	CPU_A18#	CPU_D27#	U33	FSB D L<27>	7 10 88
88 10 7	FSB A L<19>	AG33	CPU_A19#	CPU_D28#	U34	FSB D L<28>	7 10 88
88 10 7	FSB A L<20>	AL33	CPU_A20#	CPU_D29#	W38	FSB D L<29>	7 10 88
88 10 7	FSB A L<21>	AJ33	CPU_A21#	CPU_D30#	R33	FSB D L<30>	7 10 88
88 10 7	FSB A L<22>	AN36	CPU_A22#	CPU_D31#	U37	FSB D L<31>	7 10 88
88 10 7	FSB A L<23>	AJ35	CPU_A23#	CPU_D32#	N34	FSB D L<32>	7 10 88
88 10 7	FSB A L<24>	AJ37	CPU_A24#	CPU_D33#	N33	FSB D L<33>	7 10 88
88 10 7	FSB A L<25>	AJ36	CPU_A25#	CPU_D34#	R34	FSB D L<34>	7 10 88
88 10 7	FSB A L<26>	AJ38	CPU_A26#	CPU_D35#	R35	FSB D L<35>	7 10 88
88 10 7	FSB A L<27>	AL37	CPU_A27#	CPU_D36#	P35	FSB D L<36>	7 10 88
88 10 7	FSB A L<28>	AL34	CPU_A28#	CPU_D37#	R39	FSB D L<37>	7 10 88
88 10 7	FSB A L<29>	AN37	CPU_A29#	CPU_D38#	R37	FSB D L<38>	7 10 88
88 10 7	FSB A L<30>	AJ34	CPU_A30#	CPU_D39#	R38	FSB D L<39>	7 10 88
88 10 7	FSB A L<31>	AL38	CPU_A31#	CPU_D40#	L37	FSB D L<40>	7 10 88
88 10 7	FSB A L<32>	AL35	CPU_A32#	CPU_D41#	L39	FSB D L<41>	7 10 88
88 10 7	FSB A L<33>	AN34	CPU_A33#	CPU_D42#	L38	FSB D L<42>	7 10 88
88 10 7	FSB A L<34>	AR39	CPU_A34#	CPU_D43#	N36	FSB D L<43>	7 10 88
88 10 7	FSB A L<35>	AN35	CPU_A35#	CPU_D44#	N38	FSB D L<44>	7 10 88
88 10 7	FSB ADSTB L<0>	AE36	CPU_ADSTB0#	CPU_D45#	J39	FSB D L<45>	7 10 88
88 10 7	FSB ADSTB L<1>	AK35	CPU_ADSTB1#	CPU_D46#	J38	FSB D L<46>	7 10 88
88 10 7	FSB REQ L<0>	AC38	CPU_REQ0#	CPU_D47#	J37	FSB D L<47>	7 10 88
88 10 7	FSB REQ L<1>	AA33	CPU_REQ1#	CPU_D48#	L42	FSB D L<48>	7 10 88
88 10 7	FSB REQ L<2>	AC39	CPU_REQ2#	CPU_D49#	M42	FSB D L<49>	7 10 88
88 10 7	FSB REQ L<3>	AC33	CPU_REQ3#	CPU_D50#	P41	FSB D L<50>	7 10 88
88 10 7	FSB REQ L<4>	AC35	CPU_REQ4#	CPU_D51#	N41	FSB D L<51>	7 10 88
88 10 7	FSB ADS L	AD42	CPU_ADS#	CPU_D52#	N40	FSB D L<52>	7 10 88
88 10 7	FSB BNR L	AD43	CPU_BNR#	CPU_D53#	M40	FSB D L<53>	7 10 88
88 10 7	FSB BREO0 L	AE40	CPU_BR0#	CPU_D54#	H40	FSB D L<54>	7 10 88
88 10 7	FSB BREO1 L	AL32	CPU_BR1#	CPU_D55#	K42	FSB D L<55>	7 10 88
88 10 7	FSB DBSY L	AD39	CPU_DBSY#	CPU_D56#	H41	FSB D L<56>	7 10 88
88 10 7	FSB DRDY L	AD41	CPU_DRDY#	CPU_D57#	L41	FSB D L<57>	7 10 88
88 10 7	FSB HIT L	AB42	CPU_HIT#	CPU_D58#	H43	FSB D L<58>	7 10 88
88 10 7	FSB HITM L	AD40	CPU_HITM#	CPU_D59#	H42	FSB D L<59>	7 10 88
88 10 7	FSB LOCK L	AC43	CPU_LOCK#	CPU_D60#	K41	FSB D L<60>	7 10 88
88 10 7	FSB TRDY L	AE41	CPU_TRDY#	CPU_D61#	J40	FSB D L<61>	7 10 88
88 10 7	TP CPU PECCI MCP	E41	CPU_PECCI	CPU_D62#	H39	FSB D L<62>	7 10 88
88 10 7	CPU PROCHOT L	AJ41	CPU_PROCHOT#	CPU_D63#	M43	FSB D L<63>	7 10 88
88 10 7	CPU FERR#	AG43	CPU_FERR#	CPU_BPRI#	AA41	FSB BPRI L	10 88
88 10 7	CPU FERR#	AH40	CPU_FERR#	CPU_DEFER#	AA40	FSB DEFER L	10 88
88 10 7	(MCP_BSEL<2>)	F42	CPU_BSEL2	BCLK_OUT_CPU_P	G42	FSB CLK CPU P	10 88
88 10 7	(MCP_BSEL<1>)	D42	CPU_BSEL1	BCLK_OUT_CPU_N	G41	FSB CLK CPU N	10 88
88 10 7	(MCP_BSEL<0>)	F41	CPU_BSEL0	BCLK_OUT_ITP_P	AL43	FSB CLK ITP P	13 88
88 10 7				BCLK_OUT_ITP_N	AL42	FSB CLK ITP N	13 88
88 10 7				BCLK_OUT_NB_P	AL41	FSB CLK MCP P	10 88
88 10 7				BCLK_OUT_NB_N	AK42	FSB CLK MCP N	10 88
88 10 7				BCLK_IN_N	AK41	FSB CLK MCP N	10 88
88 10 7				BCLK_IN_P	AJ40	FSB CLK MCP N	10 88
88 10 7				CPU_A20M#	AF41	CPU A20M L	10 88
88 10 7				CPU_IGNNE#	AH39	CPU IGNNE L	10 88
88 10 7				CPU_INIT#	AH42	CPU INIT L	10 88
88 10 7				CPU_INTR#	AF42	CPU INTR	10 88
88 10 7				CPU_NMI#	AG41	CPU NMI	10 88
88 10 7				CPU_SMI#	AH41	CPU SMI L	10 88
88 10 7				CPU_PWRGD#	AH43	CPU PWRGD	10 88
88 10 7				CPU_RESET#	H38	FSB CPURST L	9 10 13 88
88 10 7				CPU_SLP#	AM33	FSB CPUSLP L	10 88
88 10 7				CPU_DPWR#	AM32	FSB DPWR L	10 88
88 10 7				CPU_STPCLK#	AG42	CPU STPCLK L	10 88
88 10 7				CPU_DPRSTP#	AN32	CPU DPRSTP L	9 10 63 88



Loop-back clock for delay matching.

MCP CPU Interface

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.		SIZE	DRAWING NUMBER	REV.
		D	051-7892	A.0.0
SCALE	SHT	OF		
NONE	14	97		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



www.laptop-schematics.com


MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		15	97




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Memory Misc
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 16	OF 97

www.laptop-schematics.com



MCP PCIe Interfaces		
SYNC_MASTER=TI8_MLB	SYNC_DATE=04/04/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	17		



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable:
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HPD_DET.
NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V


GPIOs 57-59 (if LCD panel is used):
In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
Alias to DVI_HPD for systems using IFP for DVI.
Alias to GMUX_INT for systems with GMUX.
Alias to HPLUG_DET2 for other systems.
Pull-down (20k) required in all cases.

MCP Ethernet & Graphics
SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	18		



www.laptop-schematics.com

MCP PCI & LPC
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 19	OF 97




If all SATA_Ax & Bx pins are not used, ground DVDD0_SATA and AVDD0_SATA.
 If all SATA_Cx pins are not used, ground DVDD1_SATA and AVDD1_SATA.

MCP SATA & USB
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT		OF
NONE	20		97

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency



Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps
 For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		21	97

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

www.laptop-schematics.com




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).


MCP Power & Ground
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	22	97	

www.laptop-schematics.com



MCP79 A01 Silicon Support
 SYNC_MASTER=T18_MLB SYNC_DATE=03/31/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SH1 23	OF 97



MCP Standard Decoupling		
SYNC_MASTER=T18_MLB	SYNC_DATE=06/18/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHEET	OF	
NONE	24	97	

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

www.laptop-schematics.com

8

7

6

5

4







3

2

1

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.

NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: 1x 2.2uF 0402 (2.2 uF)



25 18	NC MCP RGB RED	==	NC MCP RGB RED	18 25
25 18	NC MCP RGB GREEN	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB GREEN	18 25
25 18	NC MCP RGB BLUE	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB BLUE	18 25
25 18	NC MCP RGB HSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB HSYNC	18 25
25 18	NC MCP RGB VSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB VSYNC	18 25
90 25 18	NC CRT IG R C PR	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG R C PR	18 25 90
90 25 18	NC CRT IG G Y Y	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG G Y Y	18 25 90
90 25 18	NC CRT IG B COMP PB	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG B COMP PB	18 25 90
90 25 18	NC CRT IG HSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG HSYNC	18 25 90
90 25 18	NC CRT IG VSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG VSYNC	18 25 90
25 18	NC MCP RGB DAC RSET	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB DAC RSET	18 25
25 18	NC MCP RGB DAC VREF	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB DAC VREF	18 25
90 25 18	NC MCP TV DAC RSET	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP TV DAC RSET	18 25 90
90 25 18	NC MCP TV DAC VREF	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP TV DAC VREF	18 25 90
25 18	NC MCP CLK27M XTALIN	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP CLK27M XTALIN	18 25
25 18	NC MCP CLK27M XTALOUT	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP CLK27M XTALOUT	18 25

MCP Graphics Support
 SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=06/18/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	25		

8

7

6

5


4

3


2

1


RTC Power Sources




RTC Crystal



MCP 25MHz Crystal




MCP S0 PWRGD & CPU_VLD





MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.
 MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.
 SMC 99ms delay from ALL_SYS_PWRGD to IMVP_VR_ON plus IMVP6 delay for VR_PWRGOOD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).
 NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.

Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)



Reset Button



SB Misc		
SYNC_MASTER=DDR	SYNC_DATE=12/15/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	26		

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 NO_VREFMRGN

	MEM A VREF DQ		MEM A VREF CA		MEM B VREF DQ		MEM B VREF CA		CPU FSB VREF		FRAME BUFFER VREF	
DAC channel	A	B	A	B	A	B	C	D				
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00	0x55	0x00	0x00			
Max DAC code	0x87	0x87	0x87	0x87	0x87	0x87	0x55	0x00	0xFF			
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-59.04 mA				
Max source I	5 mA	5 mA	5 mA	5 mA	5 mA	5 mA	0.52 mA	51.15 mA				
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	1.248 V				
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	1.042 V				
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.426 V					
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	1.5 mV				

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMEBUF Vref Margining
 SYNC_MASTER=DDR SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: D DRAWING NUMBER: 051-7892 REV: A.0.0
 SCALE: NONE SHEET: 27 OF 97



Page Notes

Power aliases required by this page:
 -PP1V5_S3_MEM_A
 -PP1V5_S3_MEM_B
 -PP0V75_S3_MEM_VTT_A
 -PP0V75_S3_MEM_VTT_B
 -PP0V75_S3_MEM_VTT_C
 Signal aliases required by this page:
 -I2C_S0D1MMA_SCL
 -I2C_S0D1MMA_SDA
 DRM options provided by this page:
 (NONE)

"Factory" (top) slot

DDR3 SO-DIMM Connector A

SYMC_MASTER=DDR SYMC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE: NONE

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0

28 OF 97

www.laptop-schematics.com


DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)

Page Notes

Power aliases used by this page:
 - *PP1V5_S0_MEM_B
 - *PP1V5_S3_MEM_B
 - *PP0V75_S0_MEM_VTT_B
 - *PP0V75_S3_MEM_VTT_B
 - *PP0V90V75_S0_DDRVTT (2.5 - 3.3V)

Signal aliases used by this page:
 - *I2C_S0D3MMB_SCL
 - *I2C_S0D3MMB_SDA

ROM options provided by this page:
 (NONE)



"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B

SYMC_MASTER=DDR SYMC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		29	97



DDR3 RESET Support


Required because MCP79 does not meet DDR3 spec power-up reset timing requirement.




DDR3 Support
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	30	97	



www.laptop-schematics.com



MAX CURRENT = 250MA


PDMOD: POWER DOWN MODES
 NC = DISABLE (DEFAULT)
 10K LOW = POWER SAVING MODE ENABLE
 10K HIGH = REMOTE WAKE UP ENABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516-0225	1	CONN,SD CARD READER,OPTN B	J3500	CRITICAL	

SECUREDIGITAL CARD READER
 SYNC_MASTER=VEMURI SYNC_DATE=01/30/2009

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 32	OF 97



Configuration Settings:

- PHYAD = 01 (PHY Address 00001)
- AN[1:0] = 11 (Full auto-negotiation)
- RXDLY = 0 (RXCLK transitions with data)
- TXDLY = 0 (No TXCLK Delay)

Ethernet PHY (RTL8211CL)
 SYNC_MASTER=SUMA_M98_MLB SYNC_DATE=07/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE		33	

www.laptop-schematics.com

3.3V ENET FET

@ 2.5V Vgs:
 Rds(on) = 90mOhm max
 I(max) = 1.7A (85C)


CRITICAL
Q3810
 NTR4101P
 SOT-23-HF



WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




1.05V ENET FET

1.8V Vgs
 CRITICAL
Q3840
 SI2312BDS
 SOT23



RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
 Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



Ethernet & AirPort Support
 SYNC_MASTER=SUMA_M98_MLB SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT		OF
NONE	34		97

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



Ethernet Connector
 SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=12/16/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	35	97	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480557	1	RES,0.475 ohm,1%,1/16W,0402	R4100	CRITICAL	



FireWire LLC/PHY (FW643)

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	4.12.0
SCALE	SHT	OF	97
NONE	36		

www.laptop-schematics.com

Page Notes

Power aliases required by this page:
 -PPBUS_S5_FWPWRSW (system supply for bus power)
 -PP3V3_FW_LATEVG_ACTIVE
 -PPVFW_FW_SUMMODE (power passthru summation mode)

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:

3.3V FW FET

@ 2.5V Vgs:
 Rds(on) = 90mOhm max
 I(max) = 1.7A (85C)

CRITICAL
 Q4291
 NTR4101P
 SOT-23-HF

1.05V FW FET

CRITICAL
 Q4295
 SI2312BDS
 SOT23

FireWire Port Power Switch

Late-VG Event Detection

FWLATEVG Hysteresis:
 3.08V when port power is on
 2.91V when late Vg event and port power is off

FireWire Port Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHEET	OF
NONE	37	97



www.laptop-schematics.com

Page Notes

Power aliases required by this page:

- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
(NONE)


NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

FireWire PHY Config Straps



Configures PHY for:

- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)




Termination


Place close to FireWire PHY



"Snapback" & "Late VG" Protection



Late-VG Protection Power



PP2V4_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin. R4390 should be 390 Ohms max for a 3.3V rail.


FireWire Ports		
SYNC_MASTER=SENSOR	SYNC_DATE=08/14/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	38		

www.laptop-schematics.com


ODD Power Control

NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.




SATA ODD Port

Indicates disc presence




SATA HDD Port



SATA Connectors	
SYNC_MASTER=PWRSONC	SYNC_DATE=12/04/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	39	97	



Port Power Switch

Left USB Port A

USB/SMC Debug Mux

Left USB Port B


External USB Connectors
 SYNC_MASTER=M98_MLB SYNC_DATE=11/14/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 40	OF 97

www.laptop-schematics.com

IR SUPPORT





Front Flex Support

SYNC_MASTER=PWRSONC SYNC_DATE=12/04/2008


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	41		

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)



PLACEMENT_NOTE=Place R4999 close to U4900 pins N14,N15
PLACEMENT_NOTE=Place C4920 close to U4900 pins N14,N15

NOTE: P94 and P95 are shorted, P95 could be spare.


NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

SMC
SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	42		

www.laptop-schematics.com

SMC Reset "Button" / Brownout Detect



SMC AVREF Supply






Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Row 1: 353S1381, 353S1912, ALL, Intersil ISL6002-33


System (Sleep) LED Circuit




- List of SMC signals and their connections: NC_SMC_FAN_2_CTL, NC_SMC_FAN_2_TACH, NC_SMC_FAN_3_CTL, NC_SMC_FAN_3_TACH, NC_ESTARLDO_EN, SMC_BC_ACOK, SMC_MCP_VSENSE, SMC_CPU_HI_ISENSE, SMC_MCP_CORE_ISENSE, SMC_MCP_DDR_ISENSE, SMC_CPU_FSB_ISENSE, SMC_GPU_IV8_ISENSE, NC_EXCARD_PWR_EN, TP_SMC_P24, SMC_BMON_MUX_SEL, TP_SMC_P41, NC_ALS_GAIN, SMC_IG_THROTTLE_L, TP_SMC_RSTGATE_L.








SMC Crystal Circuit



Debug Power "Button"



SMC FSB to 3.3V Level Shifting




SMC Support SYNC_MASTER=DOR SYNC_DATE=12/19/2008


NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: 051-7892 REV: A.0.0 SCALE: NONE SHEET: 43 OF 97


LPC+SPI Connector



Alternate SPI ROM Support




SPI MUX BYPASS



LPC+SPI Debug Connector
 SYNC_MASTER=CHANGZHANG SYNC_DATE=05/09/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	44		



K19 SMBUS CONNECTIONS
 SYNC_MASTER=D0R SYNC_DATE=12/19/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	45		



Current & Voltage Sensing

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	46		


MCP VCore Current Sense




GPU VCore Current Sense



MCP MEM VDD Current Sense




GPU VCore Current Sense and GPU 1.8V Current Sense share dual package opamp U5410



MCP MEM VDD Current Sense and CPU FSB 1.05V Current Sense share dual package opamp U5440

CPU FSB 1.05V Current Sense



Current Sensing

SYNC_MASTER=YUN_K19_MLB SYNC_DATE=12/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		47	97

CPU Proximity/CPU Die/Right Fin Stack




MCP Proximity/MCP Die/Battery Charger Proximity




Note: EMC1413 can perform Beta Compensation for External Diode 1 only

GPU Proximity/GPU Die/Left Heat Pipe



Thermal Sensors		
SYNC_MASTER=YUN_K19_MLB	SYNC_DATE=12/22/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	48	97	



Fan Connectors

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT OF		
NONE	49 OF		97


PSOC USB CONTROLLER




IC	PIN NAME	CURRENT	R_SMS	V_SMS	POWER
TMP102	V+	100A	2.55 KOHM	0.2555 V	0.2558-6 W
3V3 LDO	VDD	800A		0.204 V	16.32E-6 W
	VDD	60MA MAX	1.0 OHM	0.6 V	36E-3 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	VDD	14MA (MAX)		0.021 V	294E-6 W
1.8V BOOSTER	VIN	49A (MAX)	4.7 OHM	0.0188 V	75.2E-6 W




KEYBOARD CONNECTOR




ISOLATION CIRCUIT



SMC_MANUAL_RESET LOGIC



TPAD BUTTONS DISABLE



WELLSPRING 1

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


www.laptop-schematics.com

BOOSTER +18.5VDC FOR SENSORS


BOOSTER DESIGN CONSIDERATION:
 - POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




IPD FLEX CONNECTOR



3V3 LDO FOR IPD



Keyboard LED Driver




To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
 LOW = keyboard backlight present
 HIGH= keyboard backlight not present
 BOM OPTION: KBDLED_YES
 R5853 ALWAYS PRESENT

KBD BACKLIGHT CONNECTOR

WELLSPRING 2		
SYNC_MASTER=PWRSONC	SYNC_DATE=01/05/2009	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	51		



Analog SMS

R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC


Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

Sudden Motion Sensor (SMS)		
SYNC_MASTER=SENSOR	SYNC_DATE=08/14/2008	
NOTICE OF PROPRIETARY PROPERTY		
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small> I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	52	97	



DEBUG SENSORS AND ADC

SYNC_MASTER=DDR SYNC_DATE=12/19/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	53		

www.laptop-schematics.com



MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
 Any of the 4 frequencies can be selected
 with R6190, R6191, R5190 and R5191

SPI ROM

SYNC_MASTER=CHANG_M98_MLB SYNC_DATE=07/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	54	97	

AUDIO CODEC
APPLE P/N 353S2355



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2234



NOTES ON CODEC I/O

- DIFF FSINPUT= 2.45VRMS
- SE FSINPUT= 1.22VRMS
- DAC1 FSOUTPUT= 1.34VRMS
- DAC2/3 FSOUTPUTDIFF= 2.67VRMS
- DAC2/3 FSOUTPUTSE= 1.34VRMS

AUDIO: CODEC/REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	55	97

www.laptop-schematics.com

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1

LINE INPUT VOLTAGE DIVIDER


CODEC RIN = 20K OHMS
 NET RIN = 20K OHMS
 FC = 8 HZ
 VIN = 2VRMS, CODEC VIN = 1.21 VRMS



AUDIO: LINE INPUT FILTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	56		

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



AUDIO: HEADPHONE FILTER
 SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	57	97	

8

7

6

5




4

3




2

1

3X MONO SPEAKER AMPLIFIERS (SSM2315)
 APN: 353S2500
 GAIN = 6DB
 1ST ORDER FC (L&R) = 120 HZ +/- 30%
 1ST ORDER FC (SUB) = 58HZ +/- 30%




SPEAKER CHECKPOINTS



AUDIO: SPEAKER AMP
 SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	58		

AUDIO JACK 1 LO/HP JACK, SPDIF TX




MIC CONNECTOR

APN: 518S0520




SPEAKER CONNECTOR


APN: 518S0519



APN: 518S0521



AUDIO JACK 2 LINE IN JACK, SPDIF RX



AUDIO: JACKS
 SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	59	97	




CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)

CODEC INPUT SIGNAL PATHS


FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY

PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PLACE L6800/C6800 CLOSE TO U6800


PORT B LEFT(HEADSET MIC) CRITICAL HP=80HZ, LP=8.82KHZ MIKEY MIN_LINE_WIDTH=0.1MM L6880 MIN_NECK_WIDTH=0.1MM FERR-1000-OHM VOLTAGE=3.3V



PORT B RIGHT (BUILT-IN MIC)




PORT C DETECT (LINE-IN)



AUDIO: JACK TRANSLATORS
 SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	60		


MagSafe DC Power Jack



The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.


3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator



518-0358

BATTERY CONNECTOR




DC-In & Battery Connectors

SYNC_MASTER=YUN_K19_MLB SYNC_DATE=12/16/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	61	97

www.laptop-schematics.com




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1811	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, L	U7000	CRITICAL	ISL6258 2S Battery Default
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	ISL6258A 3S Battery Default

PBus Supply & Battery Charger
 SYNC_MASTER=M99_MLB SYNC_DATE=12/10/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7892	A.0.0
	SHT	OF	97



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

U7100	Q7100	Q7101	Q7102
0.22uF	0.22uF	0.22uF	0.22uF

IMVP6 CPU VCore Regulator

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHEET	OF
NONE	63	97



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	Cytec alternate to MspLayers

- M99 differences from last sync on 11/01/07 to M88 MLB:
1. L7260 changed from M88 MLB inductors to 152S0693.
 2. Q7220 changed to 372S0512. Q7225 changed to 376S0511.
 3. U7200 changed to 353S2087.
 4. Added R7200, R7220, R7221, R7260, R7261, C7201.

5V / 3.3V Power Supply

SYNC_MASTER=PWRSQNC SYNC_DATE=12/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	64		




1.5V DDR3 Supply
 SYNC_MASTER=DDR SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 65	OF 97



VID<2>:0	VOLTAGE
000	1.05V
001	1.00V
010	0.95V
100	0.85V
101	0.80V
110	0.75V
111	0.70V

MCP CORE REGULATOR

SYNC_MASTER=M98_MLB SYNC_DATE=11/14/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	66		



M99 differences from last sync on 12/03/07 to T18 MLB:
 1. Tied THERMAL_PAD to PGND. GND and THERMAL_PAD disconnected.

CPU VTT / 1V05 S0 Power Supply
 SYNC_MASTER=M99_MLB SYNC_DATE=12/14/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		67	97



1.05V S0 PLL LDO


$$V_{OUT} = 0.8V * (1 + R_A / R_B)$$

MCP 1.05V S5 (AUXC) SUPPLY









$$V_{OUT} = 0.8V * (1 + R_A / R_B)$$

Misc Power Supplies
 SYNC_MASTER=M99_MLS SYNC_DATE=12/14/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	68	97	



State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0




Power Control	
SYNC_MASTER=PWR5QNC	SYNC_DATE=12/17/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	69	97



3.3V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.087 A (EDP)

3.3V S0 FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	2.9 A (EDP)

3.3V GPU FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	1.1 A (EDP)
BOM_OPTION	EG

5.0V S0 FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.7 A (EDP)

1.5V S0 FET

MOSFET	Rome SenseFET
CHANNEL	N-TYPE
RDS(ON)	6.3 mOhm @4.5V
LOADING	5.4 A (EDP)

MCP79 DDR FETs

MCP79 DDR pad leakage is high enough that nvidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM_VTT_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.

Power FETs		
SYNC_MASTER=DDR	SYNC_DATE=12/05/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE INC.	SIZE	DRAWING NUMBER
	SCALE	SHT OF
	REV.	
	051-7892	A.0.0
	70	97

Page Notes

Power aliases required by this page:
 - =PPIV2_GPU_PEX_PLLXVDD
 - =PPIV2_GPU_PEX_IOVDDQ
 - =PPIV2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

83 78 76 73 71 8 PPIV1_S0GPU_REG
 83 78 76 73 71 8 PPIV1_S0GPU_REG
 83 78 76 73 71 8 PPIV1_S0GPU_REG





PEX 1.1V Current = 2A

250mA

1500mA

180mA

PPIV1_GPU_PEX_PLLVDD F
 MIN_LINE_WIDTH=0.25 mm
 MIN_DRILL_DIAMETER=0.25 mm
 VOLTAGE=1.2V



NV G96 PCI-E
 SYNC_MASTER=MUXGFx SYNC_DATE=07/10/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	71		






www.laptop-schematics.com

Page Notes

Power aliases required by this page:
 - =PPVCORE_GPU
 - =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



NV G96 Core/FB Power
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	72 OF 97

Page Notes


Power aliases required by this page:
- =PP1V2_GPU_FBPLLAVDD
- =PP1V8_GPU_FBIO
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

U8000
NB9P-GS
BGA
SYMBOL 3 OF 9

Table of pin connections for U8000 NB9P-GS, listing pins like FBA_CMD0, FBA_D0, FBA_D1, etc., and their corresponding internal chip signals.

U8000
NB9P-GS
BGA
SYMBOL 4 OF 9

Table of pin connections for U8000 NB9P-GS, listing pins like FBC_CMD0, FBC_D0, FBC_D1, etc., and their corresponding internal chip signals.




NV G96 Frame Buffer I/F
SYNC_MASTER=MUXGF
SYNC_DATE=07/10/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

www.laptop-schematics.com

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VREFA

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



GDDR3 Frame Buffer A (Top)
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHEET	OF	
NONE	74	97	

www.laptop-schematics.com

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VREF_B

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



GDDR3 Frame Buffer B (Top)
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER		REV.
	D 051-7892		A.0.0
SCALE	SHEET	OF	
NONE	75	97	






www.laptop-schematics.com

Page Notes

Power aliases used by this page:
 - =PP3V3_GPU_VDD33
 - =PP3V3_GPU_MIO
 - =PP1V2_GPU_PLLVDD
 - =PP1V2_GPU_H_PLLVDD
 - =PP1V2_GPU_VID_PLLVDD


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



NV G96 GPIO/MIO/Misc		
SYNC_MASTER=MUXGFX	SYNC_DATE=07/10/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	76 OF 97




Strapping Pin	Strapping Bit 3	Strapping Bit 2	Strapping Bit 1	Strapping Bit 0
ROM_S0	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLLEN_TERM100
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP 2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP 1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP 0	USER[3]	USER[2]	USER[1]	USER[0]


Strap S1/S2 Bit[3:0] PU/PD Rval	Strap S1/S2 Bit[3:0] PU/PD Rval
0 0000 PD 5k	8 1000 PU 5k
1 0001 PD 10k	9 1001 PU 10k
2 0010 PD 15k	A 1010 PU 15k
3 0011 PD 20k	B 1011 PU 20k
4 0100 PD 25k	C 1100 PU 25k
5 0101 PD 30k	D 1101 PU 30k
6 0110 PD 35k	E 1110 PU 35k
7 0111 PD 45k	F 1111 PU 45k

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11490378	1	RES.MTL FILM,1/16W,45.3K,1.0402,SMD,LF	R8708		VRAM_512_SAMSUNG
11490368	1	RES.MTL FILM,1/16W,35.7K,1.0402,SMD,LF	R8708		VRAM_512_HYNIX
11490361	1	RES.MTL FILM,1/16W,30.1K,1.0402,SMD,LF	R8708		VRAM_512_QIMONDA
11490343	1	RES.MTL FILM,1/16W,20.0K,1.0402,SMD,LF	R8708		VRAM_256_SAMSUNG
11490331	1	RES.MTL FILM,1/16W,15.0K,1.0402,SMD,LF	R8708		VRAM_256_HYNIX
11490378	1	RES.MTL FILM,1/16W,45.3K,1.0402,SMD,LF	R8707		VRAM_1024_SAMSUNG
11490361	1	RES.MTL FILM,1/16W,30.1K,1.0402,SMD,LF	R8707		VRAM_1024_QIMONDA

GPU 27MHz Crystal



Unused Clocks



G96 GPIOs & Straps

SYNC_MASTER=MUXGFX SYNC_DATE=07/09/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Isolation FETs for DP MUX inputs




Page Notes

Power aliases required by this page:
 - =PP1V8_GPU_IPFX
 - =PP3V3_GPU_IPFCD_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Sum of peak currents: 240mA



NV G96 Video Interfaces

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	78		

www.laptop-schematics.com

GPU VCore Regulator




GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	K19	-	-
1	1	1	0	0.92700V	-	K19	-
1	0	1	1	1.00425V	-	-	K19

Other VID states may not be valid

K19 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1,GPUVID1_1,GPUVID0_1
GPUVID_1P00V	GPUVID2_0,GPUVID1_1,GPUVID0_1




GPU (G96) CORE SUPPLY
 SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	79	97

www.laptop-schematics.com



LCD (LVDS) INTERFACE

100K pull-ups are for no-panel case (development). Panel has 2K pull-ups

Place close to the connector

Place close to the connector

518S0651

LVDS Display Connector
 SYNC_MASTER=DDR SYNC_DATE=12/19/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT		OF
NONE	80		97

DisplayPort Mux



LVDS Transmitter Termination

All emulated LVDS outputs require this termination

PLACEMENT NOTE=Place at U9600 (All 24 resistors)



LVDS DDC MUX




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0517	16	RES,MTL FILM,270 OHM,1%,1/16W,0402,SMD,L	R9320-R9357		GMUX_2V5
114S0174	16	RES,MTL FILM,1/16W,357 OHM,1%,0402,SMD,L	R9304-R9305		GMUX_1V8

Muxed Graphics Support

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=12/05/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	81	97

www.laptop-schematics.com



DisplayPort Connector

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	82		

www.laptop-schematics.com




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC, ISL6236, DUAL PWM CTRL, QFN32	U9500	CRITICAL	

1.1V / 1V8 FB Power Supply
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	83		

www.laptop-schematics.com



GMUX CPLD


LVDS Receiver Termination



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
336S0025	1	IC,XP2-5_HF,CPLD,BLANK	U9600	CRITICAL	GMUX_SK_BLANK
341S2479	1	IC,CPLD,LATTICE,132CSBGA,K19	U9600	CRITICAL	GMUX_PROG

Graphics MUX (GMUX)
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

www.laptop-schematics.com




*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.
 *PPVOUT_S0_LCDBKLT_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 * LVDS_IG_BKL_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35382670	1	IC, LP8543, WHT LED BKL, PROD	U9701	CRITICAL	

LCD BACKLIGHT DRIVER
 SYNC_MASTER=DDR SYNC_DATE=12/12/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	85		


www.laptop-schematics.com



LCD Backlight Support
 SYNC_MASTER=YITE_M98_MLS SYNC_DATE=07/02/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	86	97	

1.8V/1.2V S0 SWITCHER



$$V_{out} = 0.6V * (1 + R_a/R_b)$$

Misc Power Supplies
 SYNC_MASTER=MUXGFX SYNC_DATE=02/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	87	97	

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.
 Signals within each 4x group should be matched within 5 ps of strobe.
 DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.
 Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.
 DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.
 Signals within each 2x group should be matched within 20 ps. ADTSTB#s should be matched +/- 300 ps.
 Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.
 Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.
 Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
 SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	SR DG recommends at least 25 mils, >50 mils preferred			
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 55-ohm single-ended.
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
 SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE	UNITS
	PHYSICAL	SPACING			
FSB 4X Signal Groups	FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	7 10 14
	FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	7 10 14
	FSB_DSTR0	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<0>	7 10 14
FSB 2X Signals	FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	7 10 14
	FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	10 14
	FSB_ADSTR0	FSB_50S	FSB_ADSTR	FSB ADSTB L<0>	7 10 14
FSB 1X Signals	FSB_1X	FSB_50S	FSB_1X	FSB ADS L	7 10 14
	FSB_BREQ0_L	FSB_50S	FSB_1X	FSB BREQ0 L	9 10 14
	FSB_BREQ1_L	FSB_50S	FSB_1X	FSB BREQ1 L	14
	FSB_1X	FSB_50S	FSB_1X	FSB BNR L	10 14
	FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	10 14
	FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	10 14
	FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	10 14
	FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	10 14
	FSB_1X	FSB_50S	FSB_1X	FSB HIT L	7 10 14
	FSB_1X	FSB_50S	FSB_1X	FSB HITM L	7 10 14
	FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	7 10 14
	FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L	9 10 13 14
	FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	10 14
	FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	10 14
	CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	10 14
	CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	9 10
	CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L	10 14
	CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	10 14
	CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	10 14
	CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	9 10 14
	CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9 10 14
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 14 43 63	
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 13 14	
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	10 14	
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	10 14	
PM_THERMTRIP_L	CPU_50S	CPU_8MIL	PM THERMTRIP L	10 14 43	
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L	10 14	
CPU_PROM_SR	CPU_50S	CPU_AGTL	CPU DPSLP L	10 14	
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L	9 10 14 63	
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	10 14	
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14	
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14	
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14	
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14	
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	10 14	
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	10 14	
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	13 14	
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	13 14	
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	14	
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	14	
CPU_IERR_L	CPU_50S		CPU IERR L	10	
PM_DPRSLEVR	CPU_50S	CPU_AGTL	PM DPRSLEVR	21 63	
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLEVR	63	
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10 27	
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<3>	10	
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	10	
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<1>	10	
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	10	
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	6 10 13	
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	6 10	
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	6 10 13	
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	6 10 13	
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	6 10 13	
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	10 13	
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	10 13	
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	13	
	CPU_50S	CPU_8MIL	CPU VID<6..0>	9 11	
	CPU_50S	CPU_8MIL	IMVP6 VID<6..0>	9 63	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 63	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 63	
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	63	
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	63	

CPU/FSB Constraints
 SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	88 OF 97

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0> 15 28
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0> 15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0> 15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0> 15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0> 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0> 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0> 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L 15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0> 15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8> 15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16> 15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24> 15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32> 15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40> 15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48> 15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56> 15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0> 15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1> 15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2> 15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3> 15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4> 15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5> 15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6> 15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7> 15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0> 15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0> 15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1> 15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1> 15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2> 15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2> 15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3> 15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3> 15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4> 15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4> 15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5> 15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5> 15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6> 15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6> 15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7> 15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7> 15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0> 15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0> 15 28
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0> 15 28
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0> 15 28
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0> 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0> 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0> 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L 15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0> 15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8> 15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16> 15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24> 15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32> 15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40> 15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48> 15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56> 15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0> 15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1> 15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2> 15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3> 15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4> 15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5> 15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6> 15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7> 15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0> 15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0> 15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1> 15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1> 15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2> 15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2> 15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3> 15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3> 15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4> 15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4> 15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5> 15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5> 15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6> 15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6> 15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7> 15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7> 15 28
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD 16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND 16

Memory Constraints

SYNC_MASTER=MUXGFx SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	89	97

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	13.1 MM	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:
 - 37.5-ohm from MCP to first termination resistor.
 - 50-ohm from first to second termination resistor.
 - 75-ohm from output of three-pole filter to connector (if possible).
 R/G/B signals should be matched as close as possible and < 10 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PEG_R2D	PCIE_90D	PCIE	PEG R2D P<15..0>	71
	PCIE_90D	PCIE	PEG R2D N<15..0>	71
	PCIE_90D	PCIE	PEG R2D C P<15..0>	9 71
	PCIE_90D	PCIE	PEG R2D C N<15..0>	9 71
	PCIE_90D	PCIE	PEG D2R P<15..0>	9 71
	PCIE_90D	PCIE	PEG D2R N<15..0>	9 71
	PCIE_90D	PCIE	PEG D2R C P<15..0>	71
	PCIE_90D	PCIE	PEG D2R C N<15..0>	71
	PCIE_90D	PCIE	PCIE MINI R2D P	7 31 96
	PCIE_90D	PCIE	PCIE MINI R2D N	7 31 96
	PCIE_90D	PCIE	PCIE MINI R2D C P	17 31
	PCIE_90D	PCIE	PCIE MINI R2D C N	17 31
	PCIE_90D	PCIE	PCIE MINI D2R P	7 17 31
	PCIE_90D	PCIE	PCIE MINI D2R N	7 17 31
	PCIE_90D	PCIE	PCIE FW R2D P	36
	PCIE_90D	PCIE	PCIE FW R2D N	36
	PCIE_90D	PCIE	PCIE FW R2D C P	17 36
	PCIE_90D	PCIE	PCIE FW R2D C N	17 36
	PCIE_90D	PCIE	PCIE FW D2R P	17 36
	PCIE_90D	PCIE	PCIE FW D2R N	17 36
	PCIE_90D	PCIE	PCIE FW D2R C P	36
	PCIE_90D	PCIE	PCIE FW D2R C N	36
	PCIE_90D	PCIE	PCIE EXCARD R2D P	96
	PCIE_90D	PCIE	PCIE EXCARD R2D N	96
	PCIE_90D	PCIE	TP PCIE EXCARD R2D C P	9 17
	PCIE_90D	PCIE	TP PCIE EXCARD R2D C N	9 17
	PCIE_90D	PCIE	TP PCIE EXCARD D2R P	9 17
	PCIE_90D	PCIE	TP PCIE EXCARD D2R N	9 17
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P	17 71
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N	17 71
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	17 31
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	17 31
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P	17 36
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N	17 36
	CLK_PCIE_100D	CLK_PCIE	TP PCIE CLK100M EXCARD P	9 17
	CLK_PCIE_100D	CLK_PCIE	TP PCIE CLK100M EXCARD N	9 17
	MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP PEX CLK COMP	17
	CRT_RED	CRT_50S	NC CRT IG R C PR	18 25
	CRT_GREEN	CRT_50S	NC CRT IG G Y Y	18 25
	CRT_BLUE	CRT_50S	NC CRT IG B COMP PB	18 25
	CRT_SYNC	CRT_50S	NC CRT IG HSYNC	18 25
	CRT_SYNC	CRT_50S	NC CRT IG VSYNC	18 25
	MCP_DAC_RSET	MCP_DAC_COMP	NC MCP TV DAC RSET	18 25
	MCP_DAC_VREF	MCP_DAC_COMP	NC MCP TV DAC VREF	18 25
	TMDS_IG_TXC	DP_100D	TMDS IG TXC P	
	TMDS_IG_TXC	DP_100D	TMDS IG TXC N	
	TMDS_IG_TXD	DP_100D	TMDS IG TXD P<2..0>	
	TMDS_IG_TXD	DP_100D	TMDS IG TXD N<2..0>	
	DP_ML	DP_100D	DP IG ML P<3..0>	9 81
	DP_ML	DP_100D	DP IG ML N<3..0>	9 81
	DP_AUX_CH	DP_100D	DP IG AUX CH P	18 81
	DP_AUX_CH	DP_100D	DP IG AUX CH N	18 81
	MCP_HDMI_RSET	MCP_DV_COMP	MCP HDMI RSET	18 25
	MCP_HDMI_VPROBE	MCP_DV_COMP	MCP HDMI VPROBE	18 25
	LVDS_IG_A_CLK	LVDS_100D	LVDS IG A CLK P	18 84
	LVDS_IG_A_CLK	LVDS_100D	LVDS IG A CLK N	18 84
	LVDS_IG_A_DATA	LVDS_100D	LVDS IG A DATA P<2..0>	18 84
	LVDS_IG_A_DATA	LVDS_100D	LVDS IG A DATA N<2..0>	18 84
	LVDS_IG_A_DATA3	LVDS_100D	NC LVDS IG A DATAP<3>	9 18
	LVDS_IG_A_DATA3	LVDS_100D	NC LVDS IG A DATAN<3>	9 18
	LVDS_IG_B_CLK	LVDS_100D	NC LVDS IG B CLKP	9 18
	LVDS_IG_B_CLK	LVDS_100D	NC LVDS IG B CLKN	9 18
	LVDS_IG_B_DATA	LVDS_100D	LVDS IG B DATA P<2..0>	18 84
	LVDS_IG_B_DATA	LVDS_100D	LVDS IG B DATA N<2..0>	18 84
	LVDS_IG_B_DATA3	LVDS_100D	NC LVDS IG B DATAP<3>	9 18
	LVDS_IG_B_DATA3	LVDS_100D	NC LVDS IG B DATAN<3>	9 18
	MCP_IFPAB_RSET	MCP_DV_COMP	MCP IFPAB RSET	18 25
	MCP_IFPAB_VPROBE	MCP_DV_COMP	MCP IFPAB VPROBE	18 25
	SATA_HDD_R2D	SATA_100D	SATA HDD R2D C P	20 39
	SATA_HDD_R2D	SATA_100D	SATA HDD R2D C N	20 39
	SATA_HDD_R2D	SATA_100D	SATA HDD R2D P	7 39
	SATA_HDD_R2D	SATA_100D	SATA HDD R2D N	7 39
	SATA_HDD_D2R	SATA_100D	SATA HDD D2R P	20 39
	SATA_HDD_D2R	SATA_100D	SATA HDD D2R N	20 39
	SATA_HDD_D2R	SATA_100D	SATA HDD D2R C P	7 39
	SATA_HDD_D2R	SATA_100D	SATA HDD D2R C N	7 39
	SATA_ODD_R2D	SATA_100D	SATA ODD R2D C P	20 39
	SATA_ODD_R2D	SATA_100D	SATA ODD R2D C N	20 39
	SATA_ODD_R2D	SATA_100D	SATA ODD R2D P	7 39
	SATA_ODD_R2D	SATA_100D	SATA ODD R2D N	7 39
	SATA_ODD_D2R	SATA_100D	SATA ODD D2R P	20 39
	SATA_ODD_D2R	SATA_100D	SATA ODD D2R N	20 39
	SATA_ODD_D2R	SATA_100D	SATA ODD D2R C P	7 39
	SATA_ODD_D2R	SATA_100D	SATA ODD D2R C N	7 39
	MCP_SATA_TERM	SATA_TERM	MCP SATA TERM	20

MCP Constraints 1

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER: D 051-7892

SCALE: NONE

SHT: 90

OF: 97

REV: A.0.0

www.laptop-schematics.com

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_BBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>	13 19
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>	
PCI_AD24	PCI_55S	PCI	PCI_AD<24>	
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>	
PCI_AD	PCI_55S	PCI	PCI_PAR	
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	
PCI_CNTRL	PCI_55S	PCI	PCI_IRDY_L	
PCI_CNTRL	PCI_55S	PCI	PCI_DEVSEL_L	
PCI_CNTRL	PCI_55S	PCI	PCI_PERR_L	
PCI_CNTRL	PCI_55S	PCI	PCI_SERR_L	
PCI_CNTRL	PCI_55S	PCI	PCI_STOP_L	
PCI_CNTRL	PCI_55S	PCI	PCI_TRDY_L	
PCI_CNTRL	PCI_55S	PCI	PCI_FRAME_L	
PCI_REQ0_L	PCI_55S	PCI	PCI_REQ0_L	19
PCI_GNT0_L	PCI_55S	PCI	PCI_GNT0_L	
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	19
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	
PCI_INTW_L	PCI_55S	PCI	PCI_INTW_L	
PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L	
PCI_INTY_L	PCI_55S	PCI	PCI_INTY_L	
PCI_INTZ_L	PCI_55S	PCI	PCI_INTZ_L	
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP_R	19
	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP	19
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>	19 42 44 84
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	19 42 44 84
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	19 26 84
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC_R	19 26
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC	26 42
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPLUS	26 44
USB_EXTN	USB_90D	USB	USB_EXTN_P	20 40
	USB_90D	USB	USB_EXTN_N	20 40
USB_EXTM	USB_90D	USB	USB_EXTM_MUXED_P	
	USB_90D	USB	USB_EXTM_MUXED_N	
USB_MINIP	USB_90D	USB	NC USB_MINIP	9 20
USB_MININ	USB_90D	USB	NC USB_MININ	9 20
USB_EXTDP	USB_90D	USB	NC USB_EXTDP	9 20
USB_EXTDN	USB_90D	USB	NC USB_EXTDN	9 20
USB_CAMERA_P	USB_90D	USB	USB_CAMERA_P	7 20 31
USB_CAMERA_N	USB_90D	USB	USB_CAMERA_N	7 20 31
USB_BT_P	USB_90D	USB	USB_BT_P	7 20 31
USB_BT_N	USB_90D	USB	USB_BT_N	7 20 31
USB_TPAD_P	USB_90D	USB	USB_TPAD_P	20 50
USB_TPAD_N	USB_90D	USB	USB_TPAD_N	20 50
USB_IR_P	USB_90D	USB	USB_IR_P	20 41
USB_IR_N	USB_90D	USB	USB_IR_N	20 41
USB_EXTP_P	USB_90D	USB	USB_EXTP_P	20 40
USB_EXTP_N	USB_90D	USB	USB_EXTP_N	20 40
NC_USB_EXCARDP	USB_90D	USB	NC_USB_EXCARDP	9 20
NC_USB_EXCARDN	USB_90D	USB	NC_USB_EXCARDN	9 20
NC_USB_EXTCP	USB_90D	USB	NC_USB_EXTCP	9 20
NC_USB_EXTCN	USB_90D	USB	NC_USB_EXTCN	9 20
MCP_USB_BBIAS	MCP_USB_BBIAS		MCP_USB_BBIAS_GND	20
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK	13 21 28 29 45
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA	13 21 28 29 45
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK	21 45 60 85
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA	21 45 60 85
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	21 55
HDA_BIT_CLK_R	HDA_55S	HDA	HDA_BIT_CLK_R	21
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	21 55
HDA_SYNC_R	HDA_55S	HDA	HDA_SYNC_R	21
HDA_RST_L	HDA_55S	HDA	HDA_RST_L	21
HDA_RST_R	HDA_55S	HDA	HDA_RST_R	21 55
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	21 55
HDA_SDIN_CODECD	HDA_55S	HDA	HDA_SDIN_CODECD	21 55
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	21 55
HDA_SDOUT_R	HDA_55S	HDA	HDA_SDOUT_R	21
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP_HDA_PULLDN_COMP	21
PM_CLK32K_SUSCLK_R	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	21 26
PM_CLK32K_SUSCLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	26 42
SPI_CLK_R	SPI_55S	SPI	SPI_CLK_R	21 44
SPI_CLK	SPI_55S	SPI	SPI_CLK	54
SPI_MOSI_R	SPI_55S	SPI	SPI_MOSI_R	21 44
SPI_MOSI	SPI_55S	SPI	SPI_MOSI	54
SPI_MISO_R	SPI_55S	SPI	SPI_MISO_R	21 44
SPI_MISO	SPI_55S	SPI	SPI_MISO	54
SPI_CS0_R_L	SPI_55S	SPI	SPI_CS0_R_L	21 44
SPI_CS0_L	SPI_55S	SPI	SPI_CS0_L	21 44

MCP Constraints 2

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	91		

www.laptop-schematics.com

MCP RGMI (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD	18
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND	18
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M BUF0 R	18 34
	ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1	33 34
ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET INTR L	
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET MDIO	18 33
ENET_MDC	ENET_MII_55S	ENET_MII	ENET MDC	18 33
ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET PWRDWN L	
	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK R	33
ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK	18 33
	ENET_MII_55S	ENET_MII	ENET RXD R<3..0>	33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET RXD<0>	18 33
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET RXD<3..1>	18 33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET RX CTRL	18 33
ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK	18 33
ENET_TXD0	ENET_MII_55S	ENET_MII	ENET TXD<0>	18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET TXD<3..1>	18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET TX CTRL	18 33
	ENET_MII_55S	ENET_MII	ENET RESET L	18 33
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>	33 35
	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>	33 35

Ethernet Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	92	97	

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

SD CARD INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	=3X_DIELECTRIC	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
EW_P0_TPA	EW_110D	FW_TP	NC FW0 TPAP	36 38
EW_P0_TPB	EW_110D	FW_TP	NC FW0 TPAN	36 38
EW_P0_TPB	EW_110D	FW_TP	NC FW0 TPBP	36 38
EW_P0_TPB	EW_110D	FW_TP	NC FW0 TPBN	36 38
EW_P1_TPA	EW_110D	FW_TP	FW PORT1 TPA P	36 38
EW_P1_TPA	EW_110D	FW_TP	FW PORT1 TPA N	36 38
EW_P1_TPB	EW_110D	FW_TP	FW PORT1 TPB P	36 38
EW_P1_TPB	EW_110D	FW_TP	FW PORT1 TPB N	36 38
Port 2 Not Used				

SD CARD NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
E97 SD_DATA	SD_55S	SD_INTERFACE	SD D<0>	7 32
E98 SD_DATA	SD_55S	SD_INTERFACE	SD D<1>	7 32
E99 SD_DATA	SD_55S	SD_INTERFACE	SD D<2>	7 32
E9A SD_DATA	SD_55S	SD_INTERFACE	SD D<3>	7 32
E9B SD_DATA	SD_55S	SD_INTERFACE	SD D<4>	7 32
E9C SD_DATA	SD_55S	SD_INTERFACE	SD D<5>	7 32
E9D SD_DATA	SD_55S	SD_INTERFACE	SD D<6>	7 32
E9E SD_DATA	SD_55S	SD_INTERFACE	SD D<7>	7 32
E9F SD_CLK	SD_55S	SD_INTERFACE	SD_CLK	7 32
E9G SD_CMD	SD_55S	SD_INTERFACE	SD_CMD	7 32

FireWire Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	93	97	

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL	7 31 42 45 51
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA	7 31 42 45 51
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL	42 45 48
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA	42 45 48
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL	42 45 48 53 78
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA	42 45 48 53 78
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL	7 42 45 51 52
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA	7 42 45 51 52
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL	27 39 42 45
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA	27 39 42 45

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	62
	1TO1_DIFFPAIR		CHGR_CSI_N	62
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	62
	1TO1_DIFFPAIR		CHGR_CSO_N	62

D

D

C

C

B

B

A

A


SMC Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	94	97	

8

7

6

5

4

3

2

1

GDDR3 Frame Buffer Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR3_40R55SE, GDDR3_40SE, and GDDR3_80D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR3_CLK, GDDR3_CMD, GDDR3_DATA, and GDDR3_DQS.

From T18 MXM:

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP_100D and LVDS_100D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes DISPLAYPORT.

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Sections 2.5.3 & 2.5.4.

MUXGFX Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Rows include LVDS_A_CLK, LVDS_A_DATA, LVDS_B_CLK, LVDS_B_DATA, DP_ML, and DP_AUX_CH.

GDDR3 FB A/B Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Rows include FB_A_CLK_P, FB_B_CLK_P, FB_AB_CMD, FB_AB_CMD_PD, FB_A_CMD, FB_A_WDQS0, FB_A_RDQS0, FB_A_DQ_BYTE0, FB_A_DQM0, FB_B_WDQS0, FB_B_RDQS0, FB_B_DQ_BYTE0, FB_B_DQM0.

G96 Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Rows include GPU_CLK27M, LVDS_EG_A_CLK, LVDS_EG_A_DATA, LVDS_EG_B_DATA, DP_ML, and DP_AUX_CH.

GDDR3 FB C/D Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Rows include FB_C_CLK_P, FB_D_CLK_P, FB_CD_CMD, FB_CD_CMD_PD, FB_C_CMD, FB_C_WDQS0, FB_C_RDQS0, FB_C_DQ_BYTE0, FB_C_DQM0, FB_D_WDQS0, FB_D_RDQS0, FB_D_DQ_BYTE0, FB_D_DQM0.

GPU (G96) CONSTRAINTS
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with 3 columns: DRAWING NUMBER, SCALE, SHEET OF. Includes Apple logo and text: APPLE INC., D, 051-7892, A.0.0, NONE, 95 OF 97.

PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET

PGA CONSTRAINT RELAXATIONS

PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET

NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

K19 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING

K19 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING

PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Ground-referenced memory signals (DQ,DQM,DQS) MAY route on ISL9 (VDD-referenced plane)but not next to VDD island.

Project Specific Constraints, NOTICE OF PROPRIETARY PROPERTY

APPLE INC., SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF

K19 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, PDA				MM	16.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	+50_OHM_SE	+50_OHM_SE	31.6 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.135 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
2704_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
2704_OHM_SE	*	Y	0.250 MM	0.250 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P1MM	*	-DEFAULT	?
BGA_P2MM	*	-DEFAULT	?
BGA_P3MM	*	-DEFAULT	?
PDA_CPU	*	0.073 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DTB	FSB_DTB	BGA	BGA_P1MM

NOTE: From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC_MASTER=M99_MLS SYNC_DATE=01/22/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	97		