

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, CANNAREGIO, K20, DVT1

12/12/08

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
31		657084	ENGINEERING RELEASED	12/12/08	?

D

Page	Contents	Sync	Date
1	Table of Contents	K20_MLB	04/01/2008
2	System Block Diagram	M98_MLB	04/01/2008
3	Power Block Diagram	RXU_K20	07/24/2008
4	Revision History	NA	NA
5	BOM Configuration	K20_MLB	04/01/2008
6	JTAG Scan Chain	BEN_K20	07/11/2008
7	Functional / ICT Test	K20_MLB	09/24/2008
8	Power Aliases	RXU_K20	05/07/2008
9	Signal Aliases	K20_MLB	09/24/2008
10	CPU FSB	M98_MLB	04/01/2008
11	CPU Power & Ground	M98_MLB	04/01/2008
12	CPU Decoupling & VID	M98_MLB	04/01/2008
13	eXtended Debug Port(MiniXDP)	M98_MLB	04/01/2008
14	MCP CPU Interface	T18_MLB	06/06/2008
15	MCP Memory Interface	T18_MLB	06/06/2008
16	MCP Memory Misc	T18_MLB	06/06/2008
17	MCP PCIe Interfaces	T18_MLB	06/06/2008
18	MCP Ethernet & Graphics	T18_MLB	06/06/2008
19	MCP PCI & LPC	T18_MLB	06/06/2008
20	MCP SATA & USB	T18_MLB	06/06/2008
21	MCP HDA & MISC	T18_MLB	06/06/2008
22	MCP Power & Ground	T18_MLB	06/06/2008
23	MCP Standard Decoupling	M98_MLB	04/01/2008
24	MCP Graphics Support	M98_MLB	04/01/2008
25	SB Misc	M98_MLB	05/01/2008
26	FSB/DDR3/FREMEBUF Vref Margining	BEN_K20	10/15/2008
27	DDR3 SO-DIMM Connector A	BEN_K20	06/10/2008
28	DDR3 SO-DIMM Connector B	BEN_K20	07/14/2008
29	DDR3 Support	M98_MLB	04/01/2008
30	Right Clutch Connector	M98_MLB	05/01/2008
31	ExpressCard Connector	BEN_K20	10/15/2008
32	Ethernet PHY (RTL8211CL)	SUMA_K20	07/22/2008
33	Ethernet & AirPort Support	SUMA_K20	07/15/2008
34	Ethernet Connector	SUMA_K20	07/15/2008
35	FireWire LLC/PHY (FW643)	M98_MLB	04/01/2008
36	FireWire Port Power	YMU_K20	05/28/2008
37	FireWire Ports	M98_MLB	07/14/2008
38	SATA Connectors	M98_MLB	05/01/2008
39	External USB Connectors	M98_MLB	07/14/2008
40	Front Flex Support	CHANG_K20	07/18/2008
41	SMC	T18_MLB	06/06/2008
42	SMC Support	M98_MLB	05/01/2008
43	LPC+SPI Debug Connector	CHANG_K20	05/28/2008
44	K20 SMBUS CONNECTIONS	BEN_K20	07/22/2008
45	Current & Voltage Sensing	YMU_K20	08/20/2008

C

B

A

Page	Contents	Sync	Date
46	Current Sensing	YMU_K20	08/12/2008
47	Thermal Sensors	YMU_K20	05/28/2008
48	Fan Connectors	M98_MLB	04/01/2008
49	WELLSRING 1	YMA_K20	05/19/2008
50	WELLSRING 2	K20_MLB	09/24/2008
51	Sudden Motion Sensor (SMS)	YMU_K20	06/17/2008
52	SPI ROM	M98_MLB	05/01/2008
53	AUDIO:CODEC	AUDIO_K20	09/29/2008
54	AUDIO: LINE IN	AUDIO_K20	09/29/2008
55	AUDIO: HEADPHONE AMP	AUDIO_K20	09/29/2008
56	AUDIO:SPEAKER AMP	AUDIO_K20	09/29/2008
57	AUDIO: JACKS	AUDIO_K20	09/29/2008
58	AUDIO: JACK TRANSLATORS	AUDIO_K20	09/29/2008
59	DC-In & Battery Connectors	RXU_K20	05/21/2008
60	PBus Supply & Battery Charger	RXU_K20	05/21/2008
61	IMVP6 CPU VCore Regulator	RXU_K20	05/21/2008
62	5V / 3.3V Power Supply	RXU_K20	05/21/2008
63	1.5V DDR3 Supply	RXU_K20	05/21/2008
64	5V_S0 / MCP CORE REGULATOR	RXU_K20	05/21/2008
65	CPU VIT Power Supply	RXU_K20	05/21/2008
66	Misc Power Supplies	RXU_K20	05/21/2008
67	Power Control	YMA_K20	09/09/2008
68	Power FETs	YMA_K20	05/19/2008
69	NV G96 PCI-E	M98_MLB	04/01/2008
70	NV G96 CORE/FB POWER	M98_MLB	04/01/2008
71	NV G96 FRAME BUFFER I/F	K20_MLB	09/24/2008
72	GDDR3 Frame Buffer A (Bottom)	M98_MLB	04/01/2008
73	GDDR3 Frame Buffer B (Bottom)	M98_MLB	04/01/2008
74	NV G96 GPIO/MIO/MISC	K20_MLB	09/24/2008
75	G96 GPIOs & Straps	M98_MLB	05/12/2008
76	NV G96 Video Interfaces	K20_MLB	09/24/2008
77	GPU (G96) CORE SUPPLY	RXU_K20	05/21/2008
78	LVDS Display Connector	M98_MLB	07/14/2008
79	GDDR3 Frame Buffer A (Top)	M99_MLB	04/04/2008
80	GDDR3 Frame Buffer B (Top)	M98_MLB	11/01/2007
81	Muxed Graphics Support	M98_MLB	05/01/2008
82	DisplayPort Connector	K20_MLB	09/24/2008
83	1.1V / 1V8 FB Power Supply	RXU_K20	05/21/2008
84	Graphics MUX (GMUX)	T18_MXGMUX	02/13/2008
85	LCD BACKLIGHT DRIVER	KIRAN_K20	12/03/2008
86	LCD Backlight Support	VLEK_K20	07/18/2008
87	Misc Power Supplies	RXU_K20	05/07/2008
88	CPU/FSB Constraints	M98_MLB	04/01/2008
89	Memory Constraints	M98_MLB	04/01/2008
90	MCP Constraints 1	M98_MLB	04/01/2008

Page	Contents	Sync	Date
91	MCP Constraints 2	M98_MLB	04/01/2008
92	Ethernet Constraints	M98_MLB	04/01/2008
93	FireWire Constraints	M98_MLB	04/01/2008
94	SMC Constraints	M98_MLB	04/01/2008
95	GPU (G96) Constraints	M98_MLB	05/01/2008
96	Project Specific Constraints	M98_MLB	04/01/2008
97	PCB Rule Definitions	M98_MLB	04/01/2008
98	PROJECT SPECIFIC CONNS	N/A	N/A

D

C


B


A

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7656	1	SCHEM, CANNAREGIO, K20	SCH	CRITICAL	
820-2390	1	PCBF, CANNAREGIO, K20	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST MODIFIED=Fri Dec 12 16:50:42 2008

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX ± _____				NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX ± _____		DRAPTER	DESIGN CK		
X.XXX ± _____		ENG APPD	MFG APPD		
ANGLES ± _____		QA APPD	DESIGNER		
DO NOT SCALE DRAWING		RELEASE	SCALE	TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	DRAWING NUMBER	
				051-7656	REV. 31
				SHT 1 OF 123	



System Block Diagram

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHEET 2	OF 123

K20 POWER SYSTEM ARCHITECTURE



Power Block Diagram
 SYNC_MASTER=RXU_K20 SYNC_DATE=07/24/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHEET 3	OF 123

8

7

6

5

4

3

2

1

Proto:

See earlier schematics for info about proto changes

Pre-EVT:

See earlier schematics for info about Pre-EVT changes

EVT:

10/29/08

csa. 5 Added BKLT_PLL_NOT BOM option K20_COMMON2 BOM group. This stuffs R9713.
csa. 68 Changed net name on input to U6860 from PP3V3_S0_AUDIO to =PP3V3_S0_AUDIO.
See <rdar://problem/6327731> K20 PreEVT: iPhone headset detection test fail
csa. 97 Changed R9707 to 2.87K per <rdar://problem/6327135> Change R9707 to 2.87k, 1% resistor

10/29/08

csa. 9 Changed SH0924 to 870-1698 tall emi pogo pin.

11/5/08

csa. 4 Updated Revision History.
csa. 8 Tied =PP3V3_FW_FWPHY and =PP3V3_FW_P1V0FW aliases to PP3V3_S0.
csa. 9 Removed R0942 and R0943 which were for selecting from S0 or S3 for =PP3V3_FW_FWPHY.
Removed R0940 and R0941 which were for selecting from S0 or S3 for =PP3V3_FW_P1V0FW.
Tied =PP3V3_S3_GMUX alias to PP3V3_S3.
csa. 75 Changed U7500 from 353S2312 Intersil ISL6236 to 353S2203 TI SN0802043.
Changed TONSEL from GND to PP5V_S0_MCPREQ_VCC. This changes output frequencies to 200/300KHz for 5V/MCPCore.
Added C7562 330uF cap on =PPMPCORE_S0_REG.
Changed snubber resistors R7598 and R7599 to 1/6W 0402, APN 11480548.

csa. 87 Changed pulldown values to 10K on GPIO7_FBVDDQ_ALTV0, R8794.

Changed pulldowns R8792 and R8793 from 1K to 4.7K for power consumption.

csa. 90 Removed R9094. Replaced by R9678 on csa. 96 to tie to GMUX_S3_PD_GND.

csa. 96 Added Q9607 dual FET for disabling GMUX power sequence enable configuration pulldowns during S0.

Moved R9094 to R9678 and tied to GMUX_S3_PD_GND.

csa. 97 Changed R9707 to 2.67K 1%. This gives 22.5mA on LED current.

11/10/08

csa. 68 Changed R6885 from 0 ohms to 2.2K.

Changed C6885 from 470 pF to 0.0082 uF.

csa. 87 Changed R8792 and R8793 from 4.7K to 10K pulldowns on EG_LCD_PWR_EN and EG_BKLT_EN.

csa. 96 Changed R9678 pulldown on LCD_PWR_EN from 10K to 4.7K.

Removed BOM options on FET circuit for GMUX_S3_PD_GND.

Added R9684 NO STUFF 0 ohms to tie ALL_SYS_PWRGD to Q9607.

11/11/08

csa. 8 removed =PP3V3_S3_P1V0FW and =PP3V3_S3_BKL_VDDIO

csa. 41 changed R4160 from 274K to 200K <rdar://6292976>

csa. 68 changed R6885 from 0 ohm to 2.2K for Mic LPF

csa. 75 NO STUFF R7598, R7599, C7599 (snubbers)

csa. 87 changed R8795 from 1K to 10K pull down

csa. 96 NO STUFF R9677, C9695, STUFF R9684

11/12/08

csa. 5 removed MCP79 B01 from Module Parts table and added B03

csa. 39 added Bom table for J3900 (514-0636)

csa. 46 added Bom table for J4600, J4610 (514-0638)

csa. 94 added Bom table for J9400 (514-0637)

csa. 123 added Bom table for JC320 (514-0638)

11/13/08

csa. 1 change title to DVT

csa. 32 Added alternate table for J3200 (516S0709, Molex DIMM connector)

11/19/08

csa. 5 changed MCP79 B03 to 338S0710; change to binned G96 338S0714;

added PROD_DIGSMS and TPDT_DEBOUNCE to BOM groups

csa. 68 added bom option TPDT_BYPASS to R6865; TPDT_DEBOUNCE to U6860, C6861, R6860, R6862

csa. 97 changed Q9701 to 376S0757 <rdar://6383480>

11/25/08

csa. 5 changed BOM option MCP_B02 to MCP_B03; added BOM option GMUX_1V8

added Mag Layer alternate 155S0457 to Murata 155S0329

csa. 93 added BOM table for 16 LVDS termination resistors to select GMUX_2V5 or GMUX_1V8

added BOM option GMUX_2V5 to 8 parallel resistors so they'll be NO STUFFed for GMUX_1V8

csa. 97 reverted Q9701 to 376S0678 due to parts availability

csa. 99 added BOM table for R9900 to select either 2.5V output or 1.8V output

DVT:

12/02/08

Start of PVT.

csa. 5 removed JTAG_ALLDEV bom option to remove U0600, R0601, C0601, C0602

added 516-0213 (Molex TH SODIMM CONN) as alternate to 516-0201 (Foxconn)

added GMUX_JTAG_CONN bom option to the bom table

csa. 6 added GMUX_JTAG_CONN bom option to J0600

csa. 99 moved OMIT from R9900 to R9901 to select either 150K (GMUX_2V5) or 237K (GMUX_1V8)

12/03/08

csa. 32 removed redundant alternate table for J3200

csa. 97 Per radar 6383480, Change the FET Q9701 from APN: 376S0678 to 376S0757

diode D9701 from APN: 371S0551 to 371S0572

12/09/08

csa. 1 changed title to DVT(1)

csa. 26 NO STUFF C2690, R2690

csa. 32 Refreshed symbol for J3200 for update to BGA SODIMM conn.

csa. 54 changed R5498 to 4.02K for 1.4x gain and R5493 to 2.87K <rdar://6423810>

csa. 89 changed L8920 to 152S0955 (25A Isat); R8900 to 7.15K for 24.6A OCP <rdar://6423810>

12/12/08


csa. 1 changed title to DVT1

csa. 4 removed pre-EVT check in notes from Rev. History

csa. 99 changed text note to reflect 2.5V to 1.8V GMUX rail change

31
SYNC_MASTER=NA SYNC_DATE=NA

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	4		

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9728	PCBA,BEST,2.66,512SAM_VRAM,K20	K20_COMMON,EEE_4CM,CPU_2_66GHZ,FB_512_SAMSUNG
630-9727	PCBA,BEST,2.66,512QIM_VRAM,K20	K20_COMMON,EEE_4CM,CPU_2_66GHZ,FB_512_QIMONDA
630-9730	PCBA,BEST,2.93,512SAM_VRAM,K20	K20_COMMON,EEE_4CQ,CPU_2_93GHZ,FB_512_SAMSUNG
630-9729	PCBA,BEST,2.93,512QIM_VRAM,K20	K20_COMMON,EEE_4CP,CPU_2_93GHZ,FB_512_QIMONDA

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0476	152S0276		ALL	Inductor alternate
353S1681	353S1294		ALL	TI alt to National
138S0603	138S0602		ALL	Murata alt to Samsung
152S0684	152S0368		ALL	Maglayers alt to Dale/Vishay
104S0023	104S0018		ALL	Cytec alt to sense resistor
104S0024	104S0017		ALL	Panasonic alt to FW resistor
341S2367	341S2366		ALL	Macromix alt to SST
152S0876	152S0782		ALL	Maglayer alt to Delta
157S0058	157S0055		ALL	Delta alt to THE Magnetics
514-0612	514-0607		ALL	FUELINK ALT TO FORCORN SCS
514-0613	514-0608		ALL	FUELINK ALT TO FORCORN SCS
152S0684	152S0421		ALL	MSG LAYERS ALT TO VISHAY
152S0896	152S0518		ALL	MSG LAYERS ALT TO CYRTEC
152S0915	152S0796		ALL	MSG LAYERS ALT TO CYRTEC
516S0709	516S0706		ALL	MSLEX ALT TO FORCORN
155S0457	155S0329		ALL	MSG LAYERS ALT TO MURATA
516-0213	516-0201		ALL	MSLEX ALT TO FORCORN

K20 BOM GROUPS

BOM GROUP	BOM OPTIONS
K20_COMMON	ALTERNATE,COMMON,K20_COMMON1,K20_COMMON2,K20_DEBUG,K20_PROGPARTS
K20_COMMON1	ONEWIRE_PU,ISL6258,MMRESETHW,MMRESETHMCP,MCP_B03,MCP_PROD,MCPSEQ_SMC,MMON_ENG,MCP_CS1_NO,FM_LVQ_NEW_PROD,DIGEMS,TPDT_DEBOUNCE
K20_COMMON2	BOOT_MODE_USER,GPUVID_1P00V,MUXGFX,DPMUX_EN_S0,DP_ESD,EG_PWRSEQ_GMUX,DP_CA_DET_EG_PLD,BKLT_PLL_NOT_GMUX_1V8
K20_DEBUG	SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS,VREFMRGN,TPAD_DEBUG,GMUX_JTAG_CONN
K20_PROGPARTS	GMUX_PROG,BOOTROM_PROG,SMC_PROG,TPAD_PROG

BOM GROUP	BOM OPTIONS
FB_1024_SAMSUNG	VRAM8,VRAM_1024_SAMSUNG
FB_1024_QIMONDA	VRAM8,VRAM_1024_QIMONDA
FB_512_SAMSUNG	VRAM4,VRAM_512_SAMSUNG
FB_512_QIMONDA	VRAM4,VRAM_512_QIMONDA

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CH]	CRITICAL	EEE_4CH
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CM]	CRITICAL	EEE_4CM
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CP]	CRITICAL	EEE_4CP
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CQ]	CRITICAL	EEE_4CQ

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3645	1	IC,POC,QXXX,QS,2.66,35W,1066,80,8M,8GA	U1000	CRITICAL	CPU_2_66GHZ
337S3644	1	IC,POC,QXXX,QS,2.66,35W,1066,80,8M,8GA	U1000	CRITICAL	CPU_2_86GHZ
338S0714	1	IC,ASBP,GPU,NV,096-QE,LOWLKG,MDA969,LP	U8000	CRITICAL	
338S0694	1	IC,RTL8251CA-VB-GB,GIGE TRANSCEIVER,48P LGFP	U3700	CRITICAL	
338S0654	1	IC,FW43-R,1394B,PRO/CMC,LSM/PCT-R,12	U4100	CRITICAL	
338S0710	1	IC,MCP79XT-R3,35X35MM,8GA1437	U1400	CRITICAL	MCP_B03
338S0563	1	IC,SMC,HSB/2117,9MMX9MM,TLP	U4900	CRITICAL	SMC_BLANK
341S2355	1	IC,SMC,DEVELOPMENT,K20	U4900	CRITICAL	SMC_PROG
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-ROD	U6100	CRITICAL	BOOTROM_BLANK
341S2356	1	IC,EFI ROM,DEVELOPMENT,K20	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	SR,EMCORE II, CY7C63833-LFXC	U4800	CRITICAL	
338S0603	1	IC,GMCP,MCP79-A01Q,35X35MM,8GA1437	U1400	CRITICAL	MCP_A01Q
341S2383	1	IC,PSOC +W/USB,56PIN,MLF,M98	U5701	CRITICAL	TPAD_PROG
337S3643	1	IC,POC,QXXX,QS,2.93,35W,1066,80,8M,8GA	U1000	CRITICAL	CPU_2_93GHZ
337S3640	1	IC,POC,EL388,FRQ,2.93,35W,1066,80,8M,8GA	U1000	CRITICAL	CPU_2_53GHZ
337S3641	1	IC,POC,EL843,FRQ,2.80,35W,1066,80,8M,8GA	U1000	CRITICAL	CPU_2_80GHZ
338S0635	1	IC,GMCP,MCP79-B02,35X35MM,8GA1437	U1400	CRITICAL	MCP_B02
333S0481	4	IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_SAMSUNG
333S0472	4	IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_QIMONDA
333S0481	8	IC,SGRAM,GDDR3,32MX32,800MHZ,136 FBGA	U8400,U8450,U8500,U8550,U8510,U8515,U8520,U8525	CRITICAL	VRAM_1024_SAMSUNG
333S0472	8	IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA	U8400,U8450,U8500,U8550,U8510,U8515,U8520,U8525	CRITICAL	VRAM_1024_QIMONDA


BOM Configuration
 SYNC_MASTER=K20_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	5	123

1.05V TO 3.3V LEVEL TRANSLATOR (M98: ON ICT FIXTURE)



JTAG Scan Chain

SYNC_MASTER=BEN_K20 SYNC_DATE=07/11/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	6		



Power Aliases		
SYNC_MASTER=RXU_K20		SYNC_DATE=05/07/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	
NONE	8	123	



Thermal Module Holes




Frame Holes






Extra FSB Pull-ups

Exist in MRB but not Intel designs. Here for CYA.
If found to be necessary, will move to pagel4.csa



Bosses for Flex Protector Bracket



CPU signals

TP_IMVP6_CLKEN_L	==	VR_PWRGD_CLKEN_L	61
TP_CPU_VID<0..6>	==	IMVP6_VID<0..6>	61 88
TP_CPU_BSEL<0..2>	==	MCP_BSEL<0..2>	14
TP_MEM_VTT_EN	==	DDR_VTT_EN	63 68
TP_SPI_CS1_B_L_USER_MLB	==	SPT_CS1_B_L_USER_MLB	21 43


GPU signals

PEG_D2R_P<0..15>	==	PEG_D2R_P<0..15>	17
PEG_D2R_N<0..15>	==	PEG_D2R_N<0..15>	17
PEG_R2D_C_P<0..15>	==	PEG_R2D_C_P<0..15>	17
PEG_R2D_C_N<0..15>	==	PEG_R2D_C_N<0..15>	17



GMUX ALIASES

PM_ALL_GPU_PGOOD	==	ALL_EG_PGOOD	84
TP_LVDS_MUX_SEL_EG	==	LVDS_MUX_SEL_EG	84
EG_RESET_L	==	GPU_RESET_L	69
JTAG_GMUX_TDI	==	GMUX_JTAG_TDI	19
JTAG_GMUX_TMS	==	GMUX_JTAG_TMS	19
JTAG_GMUX_TDO	==	GMUX_JTAG_TDO	17
GMUX_INT	==	DVI_HPD_GMUX_INT	18
LVDS_IG_BKLT_ON	==	IG_BKLT_EN	84
LVDS_IG_PANEL_PWR	==	IG_LCD_PWR_EN	84

TP_USB_EXTDP	==	USB_EXTD_P	20 91
TP_USB_EXTDN	==	USB_EXTD_N	20 91
TP_USB_MINIP	==	USB_MINI_P	20 91
TP_USB_MININ	==	USB_MINI_N	20 91
TP_MEM_A_A<15>	==	MEM_A_A<15>	27
TP_MEM_B_A<15>	==	MEM_B_A<15>	28
TP_CPU_PECI_MCP	==	CPU_PECI_MCP	14
TP_LVDS_IG_B_CLKP	==	LVDS_IG_B_CLK_P	18 90
TP_LVDS_IG_B_CLKN	==	LVDS_IG_B_CLK_N	18 90
TP_LVDS_IG_BKLT_PWM	==	LVDS_IG_BKLT_PWM	18
NC_LVDS_IG_A_DATAP<3>	==	LVDS_IG_A_DATA_P<3>	18 90
NC_LVDS_IG_A_DATAN<3>	==	LVDS_IG_A_DATA_N<3>	18 90
NC_LVDS_IG_B_DATAP<3>	==	LVDS_IG_B_DATA_P<3>	18 90
NC_LVDS_IG_B_DATAN<3>	==	LVDS_IG_B_DATA_N<3>	18 90



MCP79 PCIe PRSNT# Straps



Signal Aliases

SYNC_MASTER=K20_MLB	==	SYNC_MASTER=K20_MLB	18
SYNC_DATE=09/24/2008	==	SYNC_DATE=09/24/2008	18

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-7656	REV.	31
SCALE	NONE	SHT	9	OF	123


APPLE INC.



LAYOUT NOTE:
 COMP0,2 CONNECT WITH Z0=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH Z0=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

CPU FSB
 SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	10		



(CPU CORE POWER)
=PPVCORE_S0_CPU # 11 12 45

Standard Voltage:

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

Low Voltage:

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

Ultra Low Voltage:

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Sleep LFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)



(CPU IO POWER 1.05V)
=PP1V05_S0_CPU # 8 10 12 13 61

- 4500 mA (before VCC stable)
- 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)
=PP1V5_S0_CPU # 12

- 130 mA

- VID0 AD6 CPU VID<0>
- VID1 AF5 CPU VID<1>
- VID2 AE5 CPU VID<2>
- VID3 AF4 CPU VID<3>
- VID4 AE3 CPU VID<4>
- VID5 AF3 CPU VID<5>
- VID6 AE2 CPU VID<6>



VCCSENSE AF7 CPU VCCSENSE P

VSSSENSE AE7 CPU VCCSENSE N

CPU Power & Ground

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	11		

Current numbers from Merom for Santa Rosa EMTS, doc #22221.

8

7

6

5


4

3


2

1


CPU VCORE HF AND BULK DECOUPLING



VCCP (CPU I/O) DECOUPLING



VCCA (CPU AVdd) DECOUPLING



CPU Decoupling & VID

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	12	123

8

7

6

5

4

3

2

1

8

7

6

5

4

3


2

1

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0620 adapter board to support CPU, MCP debugging.

MCP79-specific pinout



Direction of XDP module

Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port (MiniXDP)

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT		OF
NONE	13		123

8

7

6


5

4

3

2


1




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP CPU Interface
 SYNC_MASTER=TI8_MLB SYNC_DATE=06/06/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		14	123



MCP Memory Interface
 SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



MCP Memory Misc

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT		OF
NONE	16		123

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



PCI EXPRESS

MCP PCIe Interfaces

SYNC_MASTER=TI8_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 17	OF 123

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

D

C

B

A

D

C

B

A


OMIT

U1400
MCP79-TOPO-B
BGA
(6 OF 11)

LAN

DACS

FLAT PANEL



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
 Okay to float all TV_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20K pull-down required on DP_HPD_DET.
 NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IPFX at 1.8V
 Dual-channel TMDS: Power +VDD_IPFX at 3.3V

GPIOs 57-59 (if LCD panel is used):
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
 Alias to DVI_HPD for systems using IFP for DVI.
 Alias to GMUX_INT for systems with GMUX.
 Alias to HPLUG_DET2 for other systems.
 Pull-down (20k) required in all cases.

MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D	DRAWING NUMBER 051-7656	REV. 31
SCALE NONE	SHT 18	OF 123



MCP PCI & LPC

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	19		



If all SATA_Ax & Bx pins are not used, ground DVDD0_SATA and AVDD0_SATA.
 If all SATA_Cx pins are not used, ground DVDD1_SATA and AVDD1_SATA.

MCP SATA & USB			
SYNC_MASTER=T18_MLB	SYNC_DATE=06/06/2008		
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT		OF
NONE	20		123



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency



Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps
 For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		21	123

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP Power & Ground

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		22	123

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Standard Decoupling

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHEET 25	OF 123

8

7

6

5







4

3

2

1


WF: Checklist says 0-ohm resistor placeholder for ferrite bead.



18	TP MCP RGB RED	==	NC MCP RGB RED	NO_TEST-TRUE
18	TP MCP RGB GREEN	==	NC MCP RGB GREEN	NO_TEST-TRUE
18	TP MCP RGB BLUE	==	NC MCP RGB BLUE	NO_TEST-TRUE
18	TP MCP RGB HSYNC	==	NC MCP RGB HSYNC	NO_TEST-TRUE
18	TP MCP RGB VSYNC	==	NC MCP RGB VSYNC	NO_TEST-TRUE
90 18	CRT IG R C PR	==	NC CRT IG R C PR	NO_TEST-TRUE
90 18	CRT IG G Y Y	==	NC CRT IG G Y Y	NO_TEST-TRUE
90 18	CRT IG B COMP PB	==	NC CRT IG B COMP PB	NO_TEST-TRUE
90 18	CRT IG HSYNC	==	NC CRT IG HSYNC	NO_TEST-TRUE
90 18	CRT IG VSYNC	==	NC CRT IG VSYNC	NO_TEST-TRUE
18	TP MCP RGB DAC RSET	==	NC MCP RGB DAC RSET	NO_TEST-TRUE
18	TP MCP RGB DAC VREF	==	NC MCP RGB DAC VREF	NO_TEST-TRUE
90 18	MCP_TV_DAC_RSET	==	NC MCP_TV_DAC_RSET	NO_TEST-TRUE
90 18	MCP_TV_DAC_VREF	==	NC MCP_TV_DAC_VREF	NO_TEST-TRUE
18	MCP_CLK27M_XTALIN	==	NC MCP_CLK27M_XTALIN	NO_TEST-TRUE
18	MCP_CLK27M_XTALOUT	==	NC MCP_CLK27M_XTALOUT	NO_TEST-TRUE

HDCP ROM

WF: Open question on which package option(s) nVidia can support.



MCP Graphics Support

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	26	123

8

7

6

5


4

3


2

1


RTC Power Sources




RTC Crystal



MCP 25MHz Crystal



MCP S0 PWRGD & CPU_VLD



MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.


MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.

SMC 99ms delay from ALL_SYS_PWRGD to IMVP_VR_ON plus IMVP6 delay for VR_PWRGOOD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).



NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.

Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)



Reset Button



SB Misc

SYNC_MASTER=M98_MLB SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	28	123

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DCR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 NO_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF	FRAME BUFFER VREF
DAC channel	A	B	A	B	C	D
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55	0xFF
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-59.04 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA	51.15 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	1.248 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	1.042 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.426 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	1.5 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMEBUF Vref Margining
 SYNC_MASTER=BEN_K20 SYNC_DATE=10/15/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE: NONE SHEET: 29 OF 123

SIZE: D DRAWING NUMBER: 051-7656 REV.: 31

Page Notes

Power aliases required by this page:
 - P1V5_S0_MEM_A
 - P1V5_S3_MEM_A
 - P1V5_S3_MEM_VTT_A
 - P1V5_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - I2C_S0D1MMA_SCL
 - I2C_S0D1MMA_SDA

SDM options provided by this page:
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)

D

D

C


C

B

B

A

A



"Factory" (top) slot

DDR3 SO-DIMM Connector A

SYMC_MASTER=MEM_E20 SYMC_DATE=06/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	31	123

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)

Page Notes

Power aliases required by this page:
-PP1V5_S0_MEM_B
-PP1V5_S3_MEM_B
-PP0V75_S0_MEM_VTT_B
-PP0V75_S3_MEM_VREFDQ_B
-PP0V75_S0_MEM_B (2.5 - 3.3V)
Signal aliases required by this page:
-i2c_s0dimm_scl
-i2c_s0dimm_sda
BOM options provided by this page:
(BOM)



"Expansion" (bottom) slot
DDR3 SO-DIMM Connector B
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF, TOTAL SHEETS. Includes Apple logo and 'APPLE INC.' text.

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



DDR3 Support

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	33	123

8

7

6


5

4

3

2

1



CRITICAL
518S0610
J3401
20347-325E-12
F-RT-SM

AIRPORT

ALS CAMERA

BLUETOOTH

Right Clutch Connector

SYNC_MASTER=M98_MLB SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	34		

EXPRESSCARD/34 FLEX CONNECTOR



ExpressCard Connector
 SYNC_MASTER=BEN_K20 SYNC_DATE=10/15/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	35		



=PP3V3_ENET_PHY
 (43mA typ - 1000base-T)
 (19mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

=PP1V05_ENET_PHY
 (221mA typ - 1000base-T)
 (7mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3_ENET_PHY for internal switcher.
 Alias to GND for external 1.05V supply.

=PP3V3_ENET_PHY_VDDREG
 If internal switcher is used, must place 1x 22uF &
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

=RTL8211_REGOUT
 If internal switcher is used, must place inductor within 5mm
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.
 If internal switcher is not used, VDDREG and REGOUT can float.

C3790 reserved for EMI
 per Realtek request.
 C3790 should be placed close to U3700.19

PLACE R3796 CLOSE TO U1400, PIN D24

Configuration Settings:
 PHYAD = 01 (PHY Address 00001)
 AN[1:0] = 11 (Full auto-negotiation)
 RXDLY = 0 (RXCLK transitions with data)
 TXDLY = 0 (No TXCLK Delay)


Ethernet PHY (RTL8211CL)
 SYNC_MASTER=SUMA_K20 SYNC_DATE=07/22/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	37		

WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



3.3V ENET FET


@ 2.5V Vgs:
Rds(on) = 90mOhm max
I(max) = 1.7A (85C)
CRITICAL
Q3810
NTR4101P
SOT-23-HP



MOBILE:
Recommend aliasing PM_SLP_RMGT_L and =P3V3ENET_EN. Nets separated on ARB for alternate power options.

1.05V ENET FET


1.8V Vgs
CRITICAL
Q3840
SI2312BDS
SOT23



Non-ARB:
Recommend aliasing PM_SLP_RMGT_L and =P1V05ENET_EN. Nets separated on ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.




PLACEMENT_NOTE=place close to U1400

Ethernet & AirPort Support

SYNC_MASTER=SUMA_K20 SYNC_DATE=07/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	38	123

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0636	1	CONN, RJ45, HB, 10/100TX	J3900	CRITICAL	

Ethernet Connector


SYNC_MASTER=SUMA_K20 SYNC_DATE=07/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	39		



FireWire LLC/PHY (FW643)

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHEET 41	OF 123


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (system supply for bus power)
 - =PP3V3_FW_LATEVG_ACTIVE
 - =PPVP_FW_SUMNODE (power passthru summation node)



Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - FW_PORT_FAULT_PU

FireWire Port Power Switch



Late-VG Event Detection



FireWire Port Power
 SYNC_MASTER=YWU_K20 SYNC_DATE=05/28/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	42		

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PP3V3_FW_LATEVG

Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



FireWire PHY Config Straps

Configures PHY for:
 - 1-port Portable Power Class (0)
 - Port "1" Bilingual (1394B)




Termination


Place close to FireWire PHY




"Snapback" & "Late VG" Protection




Cable Power



PORT 1 BILINGUAL



Late-VG Protection Power



PP2V4_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin. R4390 should be 390 Ohms max for a 3.3V rail.

AREF needs to be isolated from all local grounds per 1394b spec. When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue). BREF should be hard-connected to logic ground for speed signaling and connection.

FireWire Ports

SYNC_MASTER=M98_MLB SYNC_DATE=07/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	43	123

8

7

6

5

4


3

2


1

ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



SATA ODD Port



SATA HDD Port



SATA Connectors		
SYNC_MASTER=M98_MLB	SYNC_DATE=05/01/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	45		

8

7

6


5

4

3

2

1



Port Power Switch

Left USB Port A

USB/SMC Debug Mux


Left USB Port B

External USB Connectors
 SYNC_MASTER=M98_MLB SYNC_DATE=07/14/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0638	2	CONN, RCPT, USB, HB, 4P	J4600, J4610	CRITICAL	

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	46	123



Front Flex Support



SYNC_MASTER=CHANG_K20 SYNC_DATE=07/18/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT		OF
NONE	48		123

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)



SMC
SYNC_MASTER=T18_MLB
SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		49	123


SMC Reset "Button" / Brownout Detect



SMC FSB to 3.3V Level Shifting




SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
9330381	9330393		ALL	Internal 1846000-33




SMC Crystal Circuit



Debug Power "Button"




System (Sleep) LED Circuit




SMC Support
 SYNC_MASTER=M98_MLS SYNC_DATE=05/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LPC+SPI Connector



Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP




MCP79 Internal SPI MUX Support


NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON

MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX



SPI MUX BYPASS




LPC+SPI Debug Connector


SYNC_MASTER=CHANG_K20 SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	51	123




K20 SMBUS CONNECTIONS
 SYNC_MASTER=BEN_K20 SYNC_DATE=07/22/2008


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHEET 52	OF 123


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




MCP Voltage Sense / Filter




PBUS Voltage Sense & Filter




BMON Current Sense - Entire circuit must be near SMC (U4900)




DCIN Current Sense Filter



CPU VCore High Side Current Sensor




CPU VCore Load Side Current Sense / Filter



Consider INA211 (GAIN 500 version) since I=4.93 Amps across R5388

Current & Voltage Sensing
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	53		



OPA2333s for proto are placeholders for OPA2330


MCP MEM VDD Current Sense and CPU FSB 1.05V Current Sense share dual package opamp U5440

GPU VCore Current Sense and GPU 1.8V Current Sense share dual package opamp U5410


Current Sensing		
SYNC_MASTER=YWU_K20	SYNC_DATE=08/12/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		54	123


CPU Proximity/CPU Die/Right Fin Stack



Battery Charger Proximity




MCP Proximity/MCP Die/Right Heat Pipe




Note: EMC1403 can perform Beta Compensation for External Diode 1 only

GPU Proximity/GPU Die/Left Heat Pipe



Thermal Sensors		
SYNC_MASTER=YWU_K20	SYNC_DATE=05/28/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	55		




Preliminary

Fan Connectors

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHEET 56	OF 123

PSOC USB CONTROLLER




IC	PIN NAME	CURRENT	R_SMS	V_SMS	POWER
TMP102	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	800A	10 OHM	0.204 V	16.32E-6 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-6 W
PSOC	VDD	8MA (TVP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
1.8V BOOSTER	VIN	48A (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


PSOC PROGRAMMING CONNECTOR




KEYBOARD CONNECTOR




ISOLATION CIRCUIT



SMC_MANUAL_RESET LOGIC




TPAD BUTTONS DISABLE




WELLSPRING 1
SYNC_MASTER=YMA_K20 SYNC_DATE=05/19/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812, R5813, C5818 MODIFIED



3V3 LDO FOR IPD




Keyboard LED Driver



To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
 LOW = keyboard backlight present
 HIGH = keyboard backlight not present
 BOM OPTION: KBDLED_YES
 R5853 ALWAYS PRESENT

J5815 pin 1 is grounded on keyboard backlight flex

KBD BACKLIGHT CONNECTOR



WELLSPRING 2	
SYNC_MASTER=K20_MLB	SYNC_DATE=09/24/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	58		

8

7

6

5

4

3


2

1

D

D


Digital SMS



C

C

Analog SMS



B

B

A

A

Sudden Motion Sensor (SMS)

SYNC_MASTER=YWU_K20 SYNC_DATE=06/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	
NONE	59	123	

8

7

6


5

4

3

2

1



MCP79 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
 Any of the 4 frequencies can be selected
 with R6190, R6191, R5190 and R5191

SPI ROM

SYNC_MASTER=M98_MLB SYNC_DATE=05/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	61		

AUDIO CODEC
APPLE P/N 353S1527



AUDIO 4.6 V REGULATOR
APPLE P/N 353S1897

MIKEY 3.3 V REGULATOR
APPLE P/N 353S1860



AUDIO: CODEC
 SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	62		

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

Pseudo-Diff Line-In Filter
 GAIN = -5.4 DB AV = 0.52
 FC = 1.89 HZ



AUDIO: LINE IN
 SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT OF		
NONE	63 OF		123

8

7

6

5

4


3

2

1

Headphone Amplifier (MAX9724A)


APN:353S1637



1st Order DAC Filter

HP:3.52 HZ LP:34 KHZ

VOLTAGE GAIN:1.53



AUDIO: HEADPHONE AMP

SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	65	123

4X MONO SPEAKER AMPLIFIERS (MAX9705)
 APN: 353S1595
 GAIN = 12 DB
 FC (SPEAKERS L1/R1) = ~796 HZ
 FC (SPEAKERS L2/R2/LFE) = ~97 HZ

SPEAKER CHECKPOINTS



AUDIO: SPEAKER AMP
 SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	66		

AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTOR
APN: 518S0520

SPEAKER CONNECTORS
APN: 518S0521

APN: 518S0672

AUDIO JACK 2 LINE IN JACK, SPDIF RX

AUDIO: JACKS

SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SCALE	DRAWING NUMBER	REV.
NONE	051-7656	31
SHT	OF	123
67		

APN: 514-0632

CRITICAL
J6700
SPDIF-TX-K20
F-RT-TH




OPERATING VOLTAGE 3.3
POF




APN: 514-0633

CRITICAL
J6750
SPDIF-RX-K20
F-RT-TH



OPERATING VOLTAGE 3.3
POF



RETURN FOR HF NOISE



D

C

B

A

D

C

B

A


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	MIXER(OUTPUT)	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX0C (12)	OX02 (2)	OX0C (12)	OX14 (20,D)	GPIO_0	OX14 (20,D)
SPEAKERS L1/R1	OX0F (15)	OX05 (5)	OX0F (15)	OX1A (26,C)	VREF_B (100%)	N/A
SPEAKERS L2/R2	OX0D (13)	OX03 (3)	OX0D (13)	OX18 (24,B)	VREF_B (100%)	N/A
SPEAKER LFE	OX0E (14)	OX04 (4)	OX0E (14)	OX17 (23,H)	VREF_B (100%)	N/A
SPDIF OUT	N/A	OX06 (6)	N/A	OX1E (SPDIF OUT)	N/A	OX16 (22,G)


CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER(INPUT)	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	OX23 (35)	OX08 (8)	OX15 (21,A)	VREF_A (50%)	OX15 (21,A)
SPDIF IN	N/A	OX0A (10)	OX1F (SPDIF IN)	N/A	N/A
MIC	OX24 (36)	OX07 (7)	OX19 (25,F)	VREF_F (100%)	N/A
HEADSET MIC	OX24 (36)	OX07 (7)	OX1B (27,E)	MIKEY	MIKEY



PORT D DETECT (Line-out) PORT G DETECT (SPDIF DELEGATE)




LINE_IN AMP SHUTDOWN CONTROL



TIPDET DEBOUNCE CIRCUIT




PORT F (BUILT-IN MIC)



AUDIO: JACK TRANSLATORS
 SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

MagSafe DC Power Jack



The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.


CRITICAL Q6910

CRITICAL Q6915


CRITICAL U6915

CRITICAL Q6920


3.425V "G3Hot" Supply



Battery Connector




BIL Connector



DC-In & Battery Connectors	
SYNC_MASTER=RKU_K20	SYNC_DATE=05/21/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		69	123

518S0694



PBus Supply & Battery Charger

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

- M99 differences from last sync on 12/02/07 to T18 MLB:
- L7030 changed from T18 MLB inductor to 152S0542.
 - Added Q7056, C7058, R7055, R7056..
 - U7000 Thermal Pad is now connected to GND, not through XW.
 - Q7060 and Q7065 changed to 376S0667.
 - Q7055 and Q7056 changed to 376S0666.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1938	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, L	U7000	CRITICAL	ISL6258 2S Battery Default
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	ISL6258A 3S Battery Default

APPLE INC.

SIZE	D	DRAWING NUMBER	051-7656	REV.	31
SCALE	NONE	SHT	70	OF	123



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

Pin	Signal	Min. Line Width	Min. Neck Width
61	IMVP6 PHASE1	1.5 MM	0.2 MM
61	IMVP6 BOOT1	0.25 MM	0.2 MM
61	IMVP6 BOOT2	0.25 MM	0.2 MM
61	IMVP6 UGATE1	0.5 MM	0.2 MM
61	IMVP6 LGATE1	0.5 MM	0.2 MM
61	IMVP6 PHASE2	1.5 MM	0.2 MM
61	IMVP6 LGATE2	0.5 MM	0.2 MM
61	IMVP6 ISEN1	0.25 MM	0.2 MM
61	IMVP6 ISEN2	0.25 MM	0.2 MM
61	IMVP6 VSUM1	0.25 MM	0.2 MM
61	IMVP6 VO1	0.25 MM	0.2 MM
61	IMVP6 VSUM2	0.25 MM	0.2 MM
61	IMVP6 VO2	0.25 MM	0.2 MM
61	IMVP6 VSEN P	0.25 MM	0.2 MM
61	IMVP6 VSEN N	0.25 MM	0.2 MM


IMVP6 CPU VCore Regulator

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7656	31
SHEET		OF	
71		123	





5V / 3.3V Power Supply

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 72	OF 123



1.5V DDR3 Supply

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	DRAWING NUMBER	REV.
	D 051-7656	31
SCALE	SHT	OF
NONE	73	123

D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1




MCP79 Rev A01 requires higher core & analog voltage

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0382	1	RES,MTL FILM,1/16W,48.7K,1.0402,SMD,LF	R7570		MCP_A01
114S0400	1	RES,MTL FILM,1/16W,76.8K,1.0402,SMD,LF	R7571		MCP_A01
114S0482	1	RES,MTL FILM,1/16W,523K,1.0402,SMD,LF	R7580		MCP_A01
114S0453	1	RES,MTL FILM,1/16W,267K,1.0402,SMD,LF	R7581		MCP_A01
114S0422	1	RES,MTL FILM,1/16W,130K,1.0402,SMD,LF	R7582		MCP_A01
114S0373	1	RES,MTL FILM,1/16W,40.2K,1.0402,SMD,LF	R7570		MCP_A01Q
114S0404	1	RES,MTL FILM,1/16W,84.5K,1.0402,SMD,LF	R7571		MCP_A01Q
114S0458	1	RES,MTL FILM,1/16W,301K,1.0402,SMD,LF	R7580		MCP_A01Q
114S0447	1	RES,MTL FILM,1/16W,237K,1.0402,SMD,LF	R7581		MCP_A01Q
114S0411	1	RES,MTL FILM,1/16W,100K,1.0402,SMD,LF	R7582		MCP_A01Q

VID<2:0>	Rev A01 Production			MCP Target
	Voltage	Voltage	Voltage	
000	+1.224V	+1.060V	+1.05V	
001	+1.159V	+0.994V	+1.00V	
010	+1.101V	+0.937V	+0.95V	
011	+1.049V	+0.885V	+0.90V	
100	+0.995V	+0.830V	+0.85V	
101	+0.952V	+0.789V	+0.80V	
110	+0.913V	+0.752V	+0.75V	
111	+0.876V	+0.719V	+0.70V	

5V_S0 / MCP CORE REGULATOR
 SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



CPU VTT Power Supply

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	76		


1.8V S0 Switcher / 1.0VFW SWITCHER

S5 power required for output discharge feature




MCP79 PLL VLDO


FW BOOST POWER




EXPRESSCARD 1.5V_S0 SUPPLY



1.8V S0 Switcher



MCP 1.05V AUXC Supply



Misc Power Supplies

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHEET	OF	TOTAL
NONE	77	OF	123

3.3V S3 FET




MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.087 A (EDP)

3.3V S0 FET




MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	2.9 A (EDP)

1.05V S0 FET




MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	5 mOhm @4.5V
LOADING	5.1 A (EDP)

3.3V GPU FET



MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	1.1 A (EDP)


1.5V S0 FET



MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	5 mOhm @4.5V
LOADING	5.4 A (EDP)

MCP79 DDR FETs

MCP79 DDR pad leakage is high enough that nVidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM_VTT_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.



Power FETs
 SYNC_MASTER=YMA_K20 SYNC_DATE=05/19/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	79 OF 123

Page Notes


Power aliases required by this page:
 - =PPIV2_GPU_PEX_PLLXVDD
 - =PPIV2_GPU_PEX_IOVDDQ
 - =PPIV2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Symbol	Value	Footprint	Location	Symbol	Value	Footprint	Location
90	PEG R2D C P<0>	C8020 0.1uF 1 2	AP17	90	PEG D2R P<0>	C8055 0.1uF 1 2	AP17
90	PEG R2D C N<0>	C8021 0.1uF 1 2	AM17	90	PEG D2R C N<0>	C8056 0.1uF 1 2	AM17
90	PEG R2D C P<1>	C8022 0.1uF 1 2	AP19	90	PEG D2R P<1>	C8057 0.1uF 1 2	AP19
90	PEG R2D C N<1>	C8023 0.1uF 1 2	AM19	90	PEG D2R C N<1>	C8058 0.1uF 1 2	AM19
90	PEG R2D C P<2>	C8024 0.1uF 1 2	AP19	90	PEG D2R P<2>	C8059 0.1uF 1 2	AP19
90	PEG R2D C N<2>	C8025 0.1uF 1 2	AM19	90	PEG D2R C N<2>	C8060 0.1uF 1 2	AM19
90	PEG R2D C P<3>	C8026 0.1uF 1 2	AP20	90	PEG D2R P<3>	C8061 0.1uF 1 2	AP20
90	PEG R2D C N<3>	C8027 0.1uF 1 2	AM20	90	PEG D2R C N<3>	C8062 0.1uF 1 2	AM20
90	PEG R2D C P<4>	C8028 0.1uF 1 2	AP22	90	PEG D2R P<4>	C8063 0.1uF 1 2	AP22
90	PEG R2D C N<4>	C8029 0.1uF 1 2	AM22	90	PEG D2R C N<4>	C8064 0.1uF 1 2	AM22
90	PEG R2D C P<5>	C8030 0.1uF 1 2	AR22	90	PEG D2R P<5>	C8065 0.1uF 1 2	AR22
90	PEG R2D C N<5>	C8031 0.1uF 1 2	AM22	90	PEG D2R C N<5>	C8066 0.1uF 1 2	AM22
90	PEG R2D C P<6>	C8032 0.1uF 1 2	AP23	90	PEG D2R P<6>	C8067 0.1uF 1 2	AP23
90	PEG R2D C N<6>	C8033 0.1uF 1 2	AM23	90	PEG D2R C N<6>	C8068 0.1uF 1 2	AM23
90	PEG R2D C P<7>	C8034 0.1uF 1 2	AM25	90	PEG D2R P<7>	C8069 0.1uF 1 2	AM25
90	PEG R2D C N<7>	C8035 0.1uF 1 2	AM25	90	PEG D2R C N<7>	C8070 0.1uF 1 2	AM25
90	PEG R2D C P<8>	C8036 0.1uF 1 2	AR25	90	PEG D2R P<8>	C8071 0.1uF 1 2	AR25
90	PEG R2D C N<8>	C8037 0.1uF 1 2	AM25	90	PEG D2R C N<8>	C8072 0.1uF 1 2	AM25
90	PEG R2D C P<9>	C8038 0.1uF 1 2	AP26	90	PEG D2R P<9>	C8073 0.1uF 1 2	AP26
90	PEG R2D C N<9>	C8039 0.1uF 1 2	AM26	90	PEG D2R C N<9>	C8074 0.1uF 1 2	AM26
90	PEG R2D C P<10>	C8040 0.1uF 1 2	AM28	90	PEG D2R P<10>	C8075 0.1uF 1 2	AM28
90	PEG R2D C N<10>	C8041 0.1uF 1 2	AM28	90	PEG D2R C N<10>	C8076 0.1uF 1 2	AM28
90	PEG R2D C P<11>	C8042 0.1uF 1 2	AR28	90	PEG D2R P<11>	C8077 0.1uF 1 2	AR28
90	PEG R2D C N<11>	C8043 0.1uF 1 2	AM28	90	PEG D2R C N<11>	C8078 0.1uF 1 2	AM28
90	PEG R2D C P<12>	C8044 0.1uF 1 2	AP29	90	PEG D2R P<12>	C8079 0.1uF 1 2	AP29
90	PEG R2D C N<12>	C8045 0.1uF 1 2	AM29	90	PEG D2R C N<12>	C8080 0.1uF 1 2	AM29
90	PEG R2D C P<13>	C8046 0.1uF 1 2	AM31	90	PEG D2R P<13>	C8081 0.1uF 1 2	AM31
90	PEG R2D C N<13>	C8047 0.1uF 1 2	AM31	90	PEG D2R C N<13>	C8082 0.1uF 1 2	AM31
90	PEG R2D C P<14>	C8048 0.1uF 1 2	AR31	90	PEG D2R P<14>	C8083 0.1uF 1 2	AR31
90	PEG R2D C N<14>	C8049 0.1uF 1 2	AM32	90	PEG D2R C N<14>	C8084 0.1uF 1 2	AM32
90	PEG R2D C P<15>	C8050 0.1uF 1 2	AR34	90	PEG D2R P<15>	C8085 0.1uF 1 2	AR34
90	PEG R2D C N<15>	C8051 0.1uF 1 2	AM34	90	PEG D2R C N<15>	C8086 0.1uF 1 2	AM34



NV G96 PCI-E

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE







II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	80		

Page Notes

Power aliases required by this page:
- =FPVCORE_GPU
- =FP1V8_GPU_FBVDQDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)




NV G96 CORE/FB POWER
SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		81	123

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VREFA

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



GDDR3 Frame Buffer A (Bottom)

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	84	123



Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VREF_B

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



GDDR3 Frame Buffer B (Bottom)

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	85	123




APPLE INC.

Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_VDD33
 - =PP3V3_GPU_MIO
 - =PP1V2_GPU_PLLVDD
 - =PP1V2_GPU_M_PLLVDD
 - =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
 (NONE)

NOM options provided by this page:
 (NONE)



Pin	Signal	Pin	Signal
VDD33_1	GPU_GPIO_0	K1	GPU_GPIO_0
VDD33_2	GPU_GPIO_1	K2	GPU_GPIO_1
VDD33_3	GPU_GPIO_2	K3	GPU_GPIO_2
VDD33_4	GPU_GPIO_3	K4	GPU_GPIO_3
VDD33_5	GPU_GPIO_4	K5	GPU_GPIO_4
	GPU_GPIO_5	K6	GPU_GPIO_5
	GPU_GPIO_6	K7	GPU_GPIO_6
	GPU_GPIO_7	K8	GPU_GPIO_7
	GPU_GPIO_8	K9	GPU_GPIO_8
	GPU_GPIO_9	K10	GPU_GPIO_9
	GPU_GPIO_10	K11	GPU_GPIO_10
	GPU_GPIO_11	K12	GPU_GPIO_11
	GPU_GPIO_12	K13	GPU_GPIO_12
	GPU_GPIO_13	K14	GPU_GPIO_13
	GPU_GPIO_14	K15	GPU_GPIO_14
	GPU_GPIO_15	K16	GPU_GPIO_15
	GPU_GPIO_16	K17	GPU_GPIO_16
	GPU_GPIO_17	K18	GPU_GPIO_17
	GPU_GPIO_18	K19	GPU_GPIO_18
	GPU_GPIO_19	K20	GPU_GPIO_19
	GPU_GPIO_20	K21	GPU_GPIO_20
	GPU_GPIO_21	K22	GPU_GPIO_21
	GPU_GPIO_22	K23	GPU_GPIO_22
	GPU_GPIO_23	K24	GPU_GPIO_23
	GPU_HDA_SDI	C7	GPU_HDA_SDI
	GPU_HDA_SDO	B7	GPU_HDA_SDO
	GPU_HDA_SYNC	A7	GPU_HDA_SYNC
	GPU_HDA_SCLK	D7	GPU_HDA_SCLK
	GPU_HDA_RST_L	D6	GPU_HDA_RST_L
	GPU_SPDIF	A5	GPU_SPDIF
	TP_GPU_SUPRST_L	A4	TP_GPU_SUPRST_L
	GPU_JTAG_TCK	AP14	GPU_JTAG_TCK
	GPU_JTAG_TDI	AM14	GPU_JTAG_TDI
	GPU_JTAG_TDO	AM16	GPU_JTAG_TDO
	GPU_JTAG_TMS	AR14	GPU_JTAG_TMS
	GPU_JTAG_TEST_L	AP16	GPU_JTAG_TEST_L
	GPU_MIOA_CLKIN	N4	GPU_MIOA_CLKIN
	GPU_MIOA_CLKOUT_P	R4	GPU_MIOA_CLKOUT_P
	GPU_MIOA_CLKOUT_N	T4	GPU_MIOA_CLKOUT_N
	GPU_MIOA_CTL3	P5	GPU_MIOA_CTL3
	GPU_MIOA_DE	N2	GPU_MIOA_DE
	GPU_MIOA_D<0>	N1	GPU_MIOA_D<0>
	GPU_MIOA_D<1>	P4	GPU_MIOA_D<1>
	GPU_MIOA_D<2>	P1	GPU_MIOA_D<2>
	GPU_MIOA_D<3>	P2	GPU_MIOA_D<3>
	GPU_MIOA_D<4>	P3	GPU_MIOA_D<4>
	GPU_MIOA_D<5>	T3	GPU_MIOA_D<5>
	GPU_MIOA_D<6>	T2	GPU_MIOA_D<6>
	GPU_MIOA_D<7>	T1	GPU_MIOA_D<7>
	GPU_MIOA_D<8>	U4	GPU_MIOA_D<8>
	GPU_MIOA_D<9>	U1	GPU_MIOA_D<9>
	GPU_MIOA_D<10>	U2	GPU_MIOA_D<10>
	GPU_MIOA_D<11>	U3	GPU_MIOA_D<11>
	GPU_MIOA_D<12>	R6	GPU_MIOA_D<12>
	GPU_MIOA_D<13>	T6	GPU_MIOA_D<13>
	GPU_MIOA_D<14>	N6	GPU_MIOA_D<14>
	GPU_MIOA_HSINC	N3	GPU_MIOA_HSINC
	GPU_MIOA_VSYNC	L3	GPU_MIOA_VSYNC
	GPU_MIOB_CLKIN	AR1	GPU_MIOB_CLKIN
	GPU_MIOB_CLKOUT_P	V4	GPU_MIOB_CLKOUT_P
	GPU_MIOB_CLKOUT_N	W4	GPU_MIOB_CLKOUT_N
	GPU_MIOB_CTL3	W3	GPU_MIOB_CTL3
	GPU_MIOB_DE	Y1	GPU_MIOB_DE
	GPU_MIOB_D<0>	Y2	GPU_MIOB_D<0>
	GPU_MIOB_D<1>	Y3	GPU_MIOB_D<1>
	GPU_MIOB_D<2>	AB3	GPU_MIOB_D<2>
	GPU_MIOB_D<3>	AB1	GPU_MIOB_D<3>
	GPU_MIOB_D<4>	AB2	GPU_MIOB_D<4>
	GPU_MIOB_D<5>	AC1	GPU_MIOB_D<5>
	GPU_MIOB_D<6>	AC4	GPU_MIOB_D<6>
	GPU_MIOB_D<7>	AC1	GPU_MIOB_D<7>
	GPU_MIOB_D<8>	AC2	GPU_MIOB_D<8>
	GPU_MIOB_D<9>	AC3	GPU_MIOB_D<9>
	GPU_MIOB_D<10>	AE3	GPU_MIOB_D<10>
	GPU_MIOB_D<11>	AE2	GPU_MIOB_D<11>
	GPU_MIOB_D<12>	U6	GPU_MIOB_D<12>
	GPU_MIOB_D<13>	W6	GPU_MIOB_D<13>
	GPU_MIOB_D<14>	Y6	GPU_MIOB_D<14>
	GPU_STRAP<0>	W5	GPU_STRAP<0>
	GPU_STRAP<1>	W7	GPU_STRAP<1>
	GPU_STRAP<2>	V7	GPU_STRAP<2>
	GPU_MIOB_HSINC	W1	GPU_MIOB_HSINC
	GPU_MIOB_VSYNC	W2	GPU_MIOB_VSYNC
	GPU_THERMD_P	B5	GPU_THERMD_P
	GPU_THERMD_N	B4	GPU_THERMD_N
	TP_GPU_PGOOD_OUT_L	C5	TP_GPU_PGOOD_OUT_L

NV G96 GPIO/MIO/MISC

SYNC_MASTER=K20_MLS SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8		7		6		5		4		3		2		1	
74	GPU_GPIO_0	Native Func	GP	NC_GPU_GPIO_0	NO_TEST+TRUE	74	GPU_GPIO_15	HPDE	NC_GPU_GPIO_15	NO_TEST+TRUE	74	74	NC_GPU_SPDIF	NO_TEST+TRUE	GPU_SPDIF
74	GPU_GPIO_1	HPDC	DP EG_HPD	MAKE_BASE+TRUE	NO_TEST+TRUE	74	GPU_GPIO_16	DVI_MODE0	EG_DP_CA_DET	NO_TEST+TRUE	74	74	NC_CPU_HDA_SDI	NO_TEST+TRUE	GPU_HDA_SDI
74	GPU_GPIO_2	LCD0_BL_PWM	TP_LVDS_EG_BKL_PWM	MAKE_BASE+TRUE	NO_TEST+TRUE	74	GPU_GPIO_17	HDMI_DETECT0	NC_GPU_GPIO_17	NO_TEST+TRUE	74	74	NC_CPU_HDA_SDO	NO_TEST+TRUE	GPU_HDA_SDO
74	GPU_GPIO_3	LCD0_VDD	EG_LCD_PWE_EN	MAKE_BASE+TRUE	NO_TEST+TRUE	74	GPU_GPIO_18	DVI_MODE1	NC_GPU_GPIO_18	NO_TEST+TRUE	74	74	NC_CPU_HDA_SCLK	NO_TEST+TRUE	GPU_HDA_SCLK
74	GPU_GPIO_4	LCD0_BL_EN	EG_BKLT_EN	MAKE_BASE+TRUE	NO_TEST+TRUE	74	GPU_GPIO_19	HDMI_DETECT1	NC_GPU_GPIO_19	NO_TEST+TRUE	74	74	NC_CPU_HDA_SYNC	NO_TEST+TRUE	GPU_HDA_SYNC
74	GPU_GPIO_5	VID0	TP_GPU_GHATE<0>	MAKE_BASE+TRUE	NO_TEST+TRUE	74	GPU_GPIO_20	HPDD	NC_GPU_GPIO_20	NO_TEST+TRUE	74	74	NC_CPU_HDA_BCLK	NO_TEST+TRUE	GPU_HDA_BCLK
74	GPU_GPIO_6	VID1	TP_GPU_GHATE<1>	MAKE_BASE+TRUE	NO_TEST+TRUE	74	GPU_GPIO_21	HPDP	NC_GPU_GPIO_21	NO_TEST+TRUE	74	74	NC_CPU_HDA_RST_L	NO_TEST+TRUE	GPU_HDA_RST_L
74	GPU_GPIO_7	VID2/MEM_VID	GPIO7_FBVIDD_ALTVD	MAKE_BASE+TRUE	NO_TEST+TRUE	74	GPU_GPIO_22	SWAPRDV_A	NC_GPU_GPIO_22	NO_TEST+TRUE	74	74	NC_FBA_CMD28	NO_TEST+TRUE	TP_FBA_CMD28
74	GPU_GPIO_8	THERM	SMC_GFX_OVERTEMP_R_L	MAKE_BASE+TRUE	NO_TEST+TRUE	74	GPU_GPIO_23	GP	NC_GPU_GPIO_23	NO_TEST+TRUE	74	74	NC_FBA_CMD29	NO_TEST+TRUE	TP_FBA_CMD29
74	GPU_GPIO_9	FAR_PWM	SMC_GFX_THROTTLE_R_L	MAKE_BASE+TRUE	NO_TEST+TRUE	74					74	74	NC_FBA_CMD30	NO_TEST+TRUE	TP_FBA_CMD30
74	GPU_GPIO_10	MEM_VREF	VREF_VREF_INTTERM	MAKE_BASE+TRUE	NO_TEST+TRUE	74					74	74	NC_FBA_CMD31	NO_TEST+TRUE	TP_FBA_CMD31
74	GPU_GPIO_11	SLI_SYNC	GPU_VCORE_VID0	MAKE_BASE+TRUE	NO_TEST+TRUE	74					74	74	NC_FBA_CMD32	NO_TEST+TRUE	TP_FBA_CMD32
74	GPU_GPIO_12	AC_DET	GPU_VCORE_VID1	MAKE_BASE+TRUE	NO_TEST+TRUE	74					74	74	NC_FBA_CMD33	NO_TEST+TRUE	TP_FBA_CMD33
74	GPU_GPIO_13	PWR_CTL0	GPU_VCORE_VID2	MAKE_BASE+TRUE	NO_TEST+TRUE	74					74	74	NC_FBA_CMD34	NO_TEST+TRUE	TP_FBA_CMD34
74	GPU_GPIO_14	PWR_CTL1	TP_GPU_VCORE_VID3	MAKE_BASE+TRUE	NO_TEST+TRUE	74					74	74	NC_FBA_CMD35	NO_TEST+TRUE	TP_FBA_CMD35

8		7		6		5		4		3		2		1		
Config Straps																
75	74	8	7	6	5	4	3	2	1	0	Unused I2C Buses					
Physical Strapping Pin																
Strapping Bit 3																
Strapping Bit 2																
Strapping Bit 1																
Strapping Bit 0																
Strap S1/S2 Bit[3:0] PU/PD Rval																
Strap S1/S2 Bit[3:0] PU/PD Rval																



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11480378	1	RES.MEL.F12M,1/16W,45.3K,1,0402,080,LF	R8708		VRAM_S12_SAMSUNG
11480361	1	RES.MEL.F12M,1/16W,30.1K,1,0402,080,LF	R8708		VRAM_S12_QIMONDA
11480343	1	RES.MEL.F12M,1/16W,20.5K,1,0402,080,LF	R8708		VRAM_S14_SAMSUNG
11480331	1	RES.MEL.F12M,1/16W,15.0K,1,0402,080,LF	R8708		VRAM_S14_SAMSUNG
11480378	1	RES.MEL.F12M,1/16W,45.3K,1,0402,080,LF	R8707		VRAM_1024_SAMSUNG
11480361	1	RES.MEL.F12M,1/16W,30.1K,1,0402,080,LF	R8707		VRAM_1024_QIMONDA



8		7		6		5		4		3		2		1	
Isolation FETs for DP MUX inputs															
G96 GPIOs & Straps															
NOTICE OF PROPRIETARY PROPERTY															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING															
I I NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	87	123



APPLE INC.





Page Notes

Power aliases required by this page:
 - =PP1V8_GPU_IPFX
 - =PP3V3_GPU_IPFCD_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Sum of peak currents: 240mA



NV G96 Video Interfaces

SYNC_MASTER=K20_MLS SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

GPU VCore Regulator



PLACE C8965, C8966, C8967 AND C8968 ON THE BACK SIDE OF GPU


GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	X		-
1	1	1	0	0.92700V	-	X	-
1	0	1	1	1.00425V	-	-	X

Other VID states may not be valid

Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1



GPU (G96) CORE SUPPLY

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	89	123

LCD (LVDS) INTERFACE



LVDS Display Connector

SYNC_MASTER=M98_MLS SYNC_DATE=07/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT





III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 90	OF 123

Power aliases required by this page:
 - =PPIV8_S0_FB_VDD
 - =PPIV8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAMB



GDDR3 Frame Buffer A (Top)

SYNC_MASTER=M99_MLS SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHEET	OF
NONE	91	123





Power aliases required by this page:
 - =PP1V8_S0_FB_VDDQ
 - =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAMB

CRITICAL OMIT

CRITICAL OMIT



GDDR3 Frame Buffer B (Top)

SYNC_MASTER=M8B_MLS SYNC_DATE=11/01/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


LVDS Transmitter Termination

All emulated LVDS outputs require this termination
PLACEMENT NOTE=Place at U9600 (All 24 resistors)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
1148017	16	RES_MTX_P124_270 09M_14_1/16W_402_0D_1	R9320-R9337		GMUX_2V5
11480174	16	RES_MTX_P124_270 09M_14_1/16W_402_0D_1	R9338-R9357		GMUX_1V8

DisplayPort Mux




LVDS DDC MUX



Muxed Graphics Support
 SYNC_MASTER=M98_MLB SYNC_DATE=05/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Port Power Switch



Q9440 must have Drain to Gate leakage of <500nA and Gate to Source resistance of >5MΩhm

DP to DVI/HDMI Cable Adapter (CA) has 100k pull-up to DP_PWR.

DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0637	1	CONN, RCP, MDP, HS, 20P, P=0.6	J9400	CRITICAL	

DisplayPort Connector

SYNC_MASTER=K20_MLB SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	94		



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC, ISL6236, DUAL PWM CNTRL, QFN32	U9500	CRITICAL	

1.1V / 1V8 FB Power Supply


SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	95		



GMUX CPLD

LVDS Receiver Termination

PLACEMENT_NOTE=Place at U9600 (All 14 resistors)

Required Pullups

Required Pulldowns

PM_SLP_S3_L Isolation


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
3360027	1	IC, XP2-8, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_BK_BLANK
34182354	1	IC, CPLD, LATTICE, I32CSBGA, K20	U9600	CRITICAL	GMUX_PROD

Graphics MUX (GMUX)

SYNC_MASTER=T18_MXMGMUX SYNC_DATE=02/13/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	96	123

*Q9701, D9701, C9709, C9710, L9701, R9702, AND R9715 SHOULD ALL BE PLACED NEAR EACHOTHER.
 *BOOST_FET_CNTL AND PPVOUT_S0_LCDBKLT_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2413	1	IC,APPO01A,WHIT LED BKLGHT CTR,SCRN,OPN20	U9700	CRITICAL	


LCD BACKLIGHT DRIVER

SYNC_MASTER=KIRAN_X20 SYNC_DATE=12/03/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	97		

*R9707, R9708, R9709, R9713, R9714, R9727, AND R9729 SHOULD AWAY FROM BOOST CIRCUIT




PPBUS S0 LCDBKLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.4 A (EDP)

LCD Backlight Support
 SYNC_MASTER=VLEE_K20 SYNC_DATE=07/18/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	98		

GMUX 1.8V/1.2V S0 Switcher



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480428	1	RES_MTL_FILM,1/16W,150K,1,0402,SMD,LF	R9901		GMUX_V5
11480447	1	RES_MTL_FILM,1/16W,237K,1,0402,SMD,LF	R9901		GMUX_V8

Misc Power Supplies

SYNC_MASTER=RXU_K20 SYNC_DATE=05/07/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT OF		
NONE	99	123	

FSB (Front-Side Bus) Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include FSB_50S and FSB_DSTB_50S.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include FSB_DATA, FSB_DSTB, FSB_ADDR, FSB_ADSTB, and FSB_1X.

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU_50S and CPU_27P4S.

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_AGTL, CPU_8MIL, CPU_COMP, CPU_GTLREF, CPU_ITP, and CPU_VCCSENSE.

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes MCP_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes MCP_FSB_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_FSB_100D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_FSB.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING. Lists various signal groups and their properties, categorized into FSB 4X Signal Groups, FSB 2X Signals, and FSB 1X Signals.

CPU/FSB Constraints. SYNC_MASTER=M98_MLB, SYNC_DATE=04/01/2008. NOTICE OF PROPRIETARY PROPERTY. THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE; II NOT TO REPRODUCE OR COPY IT; III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART.

Apple logo and APPLE INC. SCALE: NONE, SHEET: 100 OF 123. DRAWING NUMBER: 051-7656, REV. 31.

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_DATA	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

Need to support MEM*-style wildcards!

DDR2:
 DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:
 DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK P<5..0>
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK N<5..0>
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM_A_CS L<3..0>
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM_A_ODT<3..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A A<14..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A BA<2..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A RAS L
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A CAS L
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A WE L
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_A DQ<63..56>
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_A DM<0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_A DM<1>
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_A DM<2>
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_A DM<3>
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_A DM<4>
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_A DM<5>
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_A DM<6>
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_A DM<7>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A DQS P<0>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A DQS N<0>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A DQS P<1>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A DQS N<1>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A DQS P<2>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A DQS N<2>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A DQS P<3>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A DQS N<3>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A DQS P<4>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A DQS N<4>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A DQS P<5>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A DQS N<5>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A DQS P<6>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A DQS N<6>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A DQS P<7>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A DQS N<7>
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK P<5..0>
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK N<5..0>
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM_B_CKE<3..0>
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM_B_CS L<3..0>
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM_B_ODT<3..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B A<14..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B BA<2..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B RAS L
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B CAS L
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B WE L
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_B DQ<63..56>
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_B DM<0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_B DM<1>
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_B DM<2>
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_B DM<3>
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_B DM<4>
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_B DM<5>
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_B DM<6>
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_B DM<7>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM_B DQS P<0>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM_B DQS N<0>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM_B DQS P<1>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM_B DQS N<1>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM_B DQS P<2>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM_B DQS N<2>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM_B DQS P<3>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM_B DQS N<3>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM_B DQS P<4>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM_B DQS N<4>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM_B DQS P<5>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM_B DQS N<5>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM_B DQS P<6>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM_B DQS N<6>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM_B DQS P<7>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM_B DQS N<7>
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_VDD
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_GND

Memory Constraints

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PEG_R2D_P<15..0>	PCIE_90D	PCIE	9 69
PEG_R2D_N<15..0>	PCIE_90D	PCIE	9 69
PEG_R2D_C_P<15..0>	PCIE_90D	PCIE	9 69
PEG_R2D_C_N<15..0>	PCIE_90D	PCIE	9 69
PEG_D2R_P<15..0>	PCIE_90D	PCIE	9 69
PEG_D2R_N<15..0>	PCIE_90D	PCIE	9 69
PEG_D2R_C_P<15..0>	PCIE_90D	PCIE	9 69
PEG_D2R_C_N<15..0>	PCIE_90D	PCIE	9 69
PCIE_MINI_R2D_P	PCIE_90D	PCIE	7 30
PCIE_MINI_R2D_N	PCIE_90D	PCIE	7 30
PCIE_MINI_R2D_C_P	PCIE_90D	PCIE	7 30
PCIE_MINI_R2D_C_N	PCIE_90D	PCIE	7 30
PCIE_MINI_D2R_P	PCIE_90D	PCIE	7 17 30
PCIE_MINI_D2R_N	PCIE_90D	PCIE	7 17 30
PCIE_FW_R2D_P	PCIE_90D	PCIE	35
PCIE_FW_R2D_N	PCIE_90D	PCIE	35
PCIE_FW_R2D_C_P	PCIE_90D	PCIE	17 35
PCIE_FW_R2D_C_N	PCIE_90D	PCIE	17 35
PCIE_FW_D2R_P	PCIE_90D	PCIE	17 35
PCIE_FW_D2R_N	PCIE_90D	PCIE	17 35
PCIE_FW_D2R_C_P	PCIE_90D	PCIE	35
PCIE_FW_D2R_C_N	PCIE_90D	PCIE	35
PCIE_EXCARD_R2D_P	PCIE_90D	PCIE	7 31
PCIE_EXCARD_R2D_N	PCIE_90D	PCIE	7 31
PCIE_EXCARD_R2D_C_P	PCIE_90D	PCIE	17 31
PCIE_EXCARD_R2D_C_N	PCIE_90D	PCIE	17 31
PCIE_EXCARD_D2R_P	PCIE_90D	PCIE	7 17 31
PCIE_EXCARD_D2R_N	PCIE_90D	PCIE	7 17 31
PEG_CLK100M_P	CLK_PCIE_100D	CLK_PCIE	17 69
PEG_CLK100M_N	CLK_PCIE_100D	CLK_PCIE	17 69
PCIE_CLK100M_MINI_P	CLK_PCIE_100D	CLK_PCIE	17 30
PCIE_CLK100M_MINI_N	CLK_PCIE_100D	CLK_PCIE	17 30
PCIE_CLK100M_FW_P	CLK_PCIE_100D	CLK_PCIE	17 35
PCIE_CLK100M_FW_N	CLK_PCIE_100D	CLK_PCIE	17 35
PCIE_CLK100M_EXCARD_P	CLK_PCIE_100D	CLK_PCIE	17 31
PCIE_CLK100M_EXCARD_N	CLK_PCIE_100D	CLK_PCIE	17 31
MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP_PEX_COMP	17
CRT_IG_R_C_PR	CRT_50S	CRT	18 24
CRT_IG_G_Y_Y	CRT_50S	CRT	18 24
CRT_IG_B_COMP_PB	CRT_50S	CRT	18 24
CRT_IG_HSYNC	CRT_SYNC	CRT_SYNC	18 24
CRT_IG_VSYNC	CRT_SYNC	CRT_SYNC	18 24
MCP_DAC_RSET	MCP_DAC_COMP	MCP_DAC_COMP	18 24
MCP_TV_DAC_VREF	MCP_DAC_COMP	MCP_DAC_COMP	18 24
TMDS_IG_TXC_P	DP_100D	DISPLAYPORT	
TMDS_IG_TXC_N	DP_100D	DISPLAYPORT	
TMDS_IG_TXD_P<2..0>	DP_100D	DISPLAYPORT	
TMDS_IG_TXD_N<2..0>	DP_100D	DISPLAYPORT	
DP_IG_ML_P<3..0>	DP_100D	DISPLAYPORT	9 81
DP_IG_ML_N<3..0>	DP_100D	DISPLAYPORT	9 81
DP_IG_AUX_CH_P	DP_100D	DISPLAYPORT	18 81
DP_IG_AUX_CH_N	DP_100D	DISPLAYPORT	18 81
MCP_HDMI_RSET	MCP_DV_COMP	MCP_DV_COMP	18 24
MCP_HDMI_VPROBE	MCP_DV_COMP	MCP_DV_COMP	18 24
LVDS_IG_A_CLK_P	LVDS_100D	LVDS	18 84
LVDS_IG_A_CLK_N	LVDS_100D	LVDS	18 84
LVDS_IG_A_DATA_P<2..0>	LVDS_100D	LVDS	18 84
LVDS_IG_A_DATA_N<2..0>	LVDS_100D	LVDS	18 84
LVDS_IG_A_DATA_P<3>	LVDS_100D	LVDS	9 18
LVDS_IG_A_DATA_N<3>	LVDS_100D	LVDS	9 18
LVDS_IG_B_CLK_P	LVDS_100D	LVDS	9 18
LVDS_IG_B_CLK_N	LVDS_100D	LVDS	9 18
LVDS_IG_B_DATA_P<2..0>	LVDS_100D	LVDS	18 84
LVDS_IG_B_DATA_N<2..0>	LVDS_100D	LVDS	18 84
LVDS_IG_B_DATA_P<3>	LVDS_100D	LVDS	9 18
LVDS_IG_B_DATA_N<3>	LVDS_100D	LVDS	9 18
MCP_IFFAB_RSET	MCP_DV_COMP	MCP_DV_COMP	18 24
MCP_IFFAB_VPROBE	MCP_DV_COMP	MCP_DV_COMP	18 24
SATA_HDD_R2D_C_P	SATA_100D	SATA	20 38
SATA_HDD_R2D_C_N	SATA_100D	SATA	20 38
SATA_HDD_R2D_P	SATA_100D	SATA	7 38
SATA_HDD_R2D_N	SATA_100D	SATA	7 38
SATA_HDD_D2R_P	SATA_100D	SATA	20 38
SATA_HDD_D2R_N	SATA_100D	SATA	20 38
SATA_HDD_D2R_C_P	SATA_100D	SATA	7 38
SATA_HDD_D2R_C_N	SATA_100D	SATA	7 38
SATA_ODD_R2D_C_P	SATA_100D	SATA	20 38
SATA_ODD_R2D_C_N	SATA_100D	SATA	20 38
SATA_ODD_R2D_P	SATA_100D	SATA	7 38
SATA_ODD_R2D_N	SATA_100D	SATA	7 38
SATA_ODD_D2R_P	SATA_100D	SATA	20 38
SATA_ODD_D2R_N	SATA_100D	SATA	20 38
SATA_ODD_D2R_C_P	SATA_100D	SATA	7 38
SATA_ODD_D2R_C_N	SATA_100D	SATA	7 38
MCP_SATA_TERM	SATA_100D	SATA_TERM	20

MCP Constraints 1

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER: 051-7656

SCALE: NONE

SHEET: 102 OF 123

REV: 31

MCP RGMI (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD	18
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND	18
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	18 33
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	32 33
ENET_INTR_I	ENET_MII_55S	ENET_MII	ENET_INTR_L	
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	18 32
ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	18 32
ENET_PWDWN_I	ENET_MII_55S	ENET_MII	ENET_PWDWN_L	
ENET_CLK125M_RXCLK_R	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	32
ENET_CLK125M_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	18 32
ENET_RXD<3..0>	ENET_MII_55S	ENET_MII	ENET_RXD<3..0>	32
ENET_RXD<0>	ENET_MII_55S	ENET_MII	ENET_RXD<0>	18 32
ENET_RXD<3..1>	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	18 32
ENET_RXD<0>	ENET_MII_55S	ENET_MII	ENET_RXD<0>	18 32
ENET_TXD<3..1>	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	18 32
ENET_TXD<0>	ENET_MII_55S	ENET_MII	ENET_TXD<0>	18 32
ENET_TXD<3..1>	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	18 32
ENET_TXD<0>	ENET_MII_55S	ENET_MII	ENET_TXD<0>	18 32
ENET_RESET_L	ENET_MII_55S	ENET_MII	ENET_RESET_L	18 32
ENET_MDI_P<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_P<3..0>	32 34
ENET_MDI_N<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_N<3..0>	32 34

Preliminary

Ethernet Constraints		
SYNC_MASTER=M98_MLB	SYNC_DATE=04/01/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		104	123

8

7

6

5

4

3

2

1

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	COUNT
	PHYSICAL	SPACING		
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_P	35 37
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_P	35 37
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_P	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_P	35 37
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_N	35 37
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_N	35 37
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_N	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N	35 37

Port 2 Not Used

Preliminary

D

D

C

C

B

B

A

A

FireWire Constraints

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	105	123

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	SHEET
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB 55G	SMB	SMBUS_SMC_A_S3_SCL	7 44
SMBUS_SMC_A_S3_SDA	SMB 55G	SMB	SMBUS_SMC_A_S3_SDA	7 44
SMBUS_SMC_B_S0_SCL	SMB 55G	SMB	SMBUS_SMC_B_S0_SCL	44
SMBUS_SMC_B_S0_SDA	SMB 55G	SMB	SMBUS_SMC_B_S0_SDA	44
SMBUS_SMC_O_S0_SCL	SMB 55G	SMB	SMBUS_SMC_O_S0_SCL	44
SMBUS_SMC_O_S0_SDA	SMB 55G	SMB	SMBUS_SMC_O_S0_SDA	44
SMBUS_SMC_BSA_SCL	SMB 55G	SMB	SMBUS_SMC_BSA_SCL	7 44
SMBUS_SMC_BSA_SDA	SMB 55G	SMB	SMBUS_SMC_BSA_SDA	7 44
SMBUS_SMC_MGMT_SCL	SMB 55G	SMB	SMBUS_SMC_MGMT_SCL	44
SMBUS_SMC_MGMT_SDA	SMB 55G	SMB	SMBUS_SMC_MGMT_SDA	44

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	SHEET
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	60
	1TO1_DIFFPAIR		CHGR_CSI_N	60
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	60
	1TO1_DIFFPAIR		CHGR_CSO_N	60

Preliminary

SMC Constraints

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT OF		
NONE	106	123	

8

7

6

5

4

3

2

1

GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40SSSE	*	+40_OHM_SR	+40_OHM_SR	0.095 MM	12.7 MM	-STANDARD	-STANDARD
GDDR3_40SE	*	+40_OHM_SR	+40_OHM_SR	0.095 MM	+40_OHM_SR	-STANDARD	-STANDARD
GDDR3_80D	*	+40_OHM_DIFF	+40_OHM_DIFF	0.095 MM	+40_OHM_DIFF	+40_OHM_DIFF	+40_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	+2.511_SPACING	?
GDDR3_CMD	*	+2.511_SPACING	?
GDDR3_DATA	*	+2.511_SPACING	?
GDDR3_DQS	*	+2.511_SPACING	?

From T18 MXM:

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
LVDS_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	+3x_DIELECTRIC	?
LVDS	*	+3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Sections 2.5.3 & 2.5.4.

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
LVDS_A_CLK	1000, 1000	LVDS	LVDS_A_CLK_P	81 84
LVDS_A_CLK	1000, 1000	LVDS	LVDS_A_CLK_N	81 84
LVDS_A_DATA	1000, 1000	LVDS	LVDS_A_DATA P<2..0>	7 81 84
LVDS_A_DATA	1000, 1000	LVDS	LVDS_A_DATA N<2..0>	7 81 84
LVDS_B_CLK	1000, 1000	LVDS	LVDS_B_CLK_P	7 81 84
LVDS_B_CLK	1000, 1000	LVDS	LVDS_B_CLK_N	81 84
LVDS_B_DATA	1000, 1000	LVDS	LVDS_B_DATA P<2..0>	7 81 84
LVDS_B_DATA	1000, 1000	LVDS	LVDS_B_DATA N<2..0>	7 81 84
LVDS_CONN_A_CLK_P	1000, 1000	LVDS	LVDS_CONN_A_CLK_P	7 78
LVDS_CONN_A_CLK_N	1000, 1000	LVDS	LVDS_CONN_A_CLK_N	7 78
LVDS_CONN_B_CLK_P	1000, 1000	LVDS	LVDS_CONN_B_CLK_P	7 78
LVDS_CONN_B_CLK_N	1000, 1000	LVDS	LVDS_CONN_B_CLK_N	7 78
LVDS_CONN_A_CLK_P	1000, 1000	LVDS	LVDS_CONN_A_CLK_P	78 81
LVDS_CONN_A_CLK_N	1000, 1000	LVDS	LVDS_CONN_A_CLK_N	78 81
LVDS_CONN_A_DATA_P<2..0>	1000, 1000	LVDS	LVDS_CONN_A_DATA P<2..0>	7 78 81
LVDS_CONN_A_DATA_N<2..0>	1000, 1000	LVDS	LVDS_CONN_A_DATA N<2..0>	7 78 81
LVDS_CONN_B_CLK_P	1000, 1000	LVDS	LVDS_CONN_B_CLK_P	78 81
LVDS_CONN_B_CLK_N	1000, 1000	LVDS	LVDS_CONN_B_CLK_N	78 81
LVDS_CONN_B_DATA_P<2..0>	1000, 1000	LVDS	LVDS_CONN_B_DATA P<2..0>	7 78 81
LVDS_CONN_B_DATA_N<2..0>	1000, 1000	LVDS	LVDS_CONN_B_DATA N<2..0>	7 78 81
DP_ML	DP_100D	DISPLAYPORT	DP_ML C P<3..0>	82
DP_ML	DP_100D	DISPLAYPORT	DP_ML C N<3..0>	82
DP_ML	DP_100D	DISPLAYPORT	DP_ML P<3..0>	81 82
DP_ML	DP_100D	DISPLAYPORT	DP_ML N<3..0>	81 82
DP_ML	DP_100D	DISPLAYPORT	DP_ML CONN P<3..0>	82
DP_ML	DP_100D	DISPLAYPORT	DP_ML CONN N<3..0>	82
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH C P	81 82
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH C N	81 82

GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
FB_A_CLK_P<0>	0001, 800	0001, CLK	FB_A_CLK_P<0>	71 72 79
FB_A_CLK_N<0>	0001, 800	0001, CLK	FB_A_CLK_N<0>	71 72 79
FB_A_CLK_P<1>	0001, 800	0001, CLK	FB_A_CLK_P<1>	71 72 79
FB_A_CLK_N<1>	0001, 800	0001, CLK	FB_A_CLK_N<1>	71 72 79
FB_A_MA<1..0>	0001, 40SSSE	0001, CMD	FB_A_MA<1..0>	71 72 79
FB_A_MA<12..6>	0001, 40SSSE	0001, CMD	FB_A_MA<12..6>	71 72 79
FB_A_BA<2..0>	0001, 40SSSE	0001, CMD	FB_A_BA<2..0>	71 72 79
FB_A_BA<3..2>	0001, 40SSSE	0001, CMD	FB_A_BA<3..2>	71 72 79
FB_A_CAS_L	0001, 40SSSE	0001, CMD	FB_A_CAS_L	71 72 79
FB_A_WE_L	0001, 40SSSE	0001, CMD	FB_A_WE_L	71 72 79
FB_A_CKE	0001, 40SSSE	0001, CMD	FB_A_CKE	71 72 79
FB_A_CS0_L	0001, 40SSSE	0001, CMD	FB_A_CS0_L	71 72
FB_A_DRAM_RST	0001, 40SSSE	0001, CMD	FB_A_DRAM_RST	71 72 79
FB_A_UMA<5..2>	0001, 40SSSE	0001, CMD	FB_A_UMA<5..2>	71 72 79
FB_B_UMA<5..2>	0001, 40SSSE	0001, CMD	FB_B_UMA<5..2>	71 72 79
FB_A_WDQS<0>	0001, 40SSSE	0001, DQS	FB_A_WDQS<0>	71 72 79
FB_A_WDQS<1>	0001, 40SSSE	0001, DQS	FB_A_WDQS<1>	71 72 79
FB_A_WDQS<2>	0001, 40SSSE	0001, DQS	FB_A_WDQS<2>	71 72 79
FB_A_WDQS<3>	0001, 40SSSE	0001, DQS	FB_A_WDQS<3>	71 72 79
FB_A_RDQS<0>	0001, 40SSSE	0001, DQS	FB_A_RDQS<0>	71 72 79
FB_A_RDQS<1>	0001, 40SSSE	0001, DQS	FB_A_RDQS<1>	71 72 79
FB_A_RDQS<2>	0001, 40SSSE	0001, DQS	FB_A_RDQS<2>	71 72 79
FB_A_RDQS<3>	0001, 40SSSE	0001, DQS	FB_A_RDQS<3>	71 72 79
FB_A_DQ<7..0>	0001, 40SSSE	0001, DATA	FB_A_DQ<7..0>	7 71 72 79
FB_A_DQ<15..8>	0001, 40SSSE	0001, DATA	FB_A_DQ<15..8>	7 71 72 79
FB_A_DQ<23..16>	0001, 40SSSE	0001, DATA	FB_A_DQ<23..16>	7 71 72 79
FB_A_DQ<31..24>	0001, 40SSSE	0001, DATA	FB_A_DQ<31..24>	7 71 72 79
FB_A_DQM_L<0>	0001, 40SSSE	0001, DATA	FB_A_DQM_L<0>	71 72 79
FB_A_DQM_L<1>	0001, 40SSSE	0001, DATA	FB_A_DQM_L<1>	71 72 79
FB_A_DQM_L<2>	0001, 40SSSE	0001, DATA	FB_A_DQM_L<2>	71 72 79
FB_A_DQM_L<3>	0001, 40SSSE	0001, DATA	FB_A_DQM_L<3>	71 72 79
FB_A_WDQS<4>	0001, 40SSSE	0001, DQS	FB_A_WDQS<4>	71 72 79
FB_A_WDQS<5>	0001, 40SSSE	0001, DQS	FB_A_WDQS<5>	71 72 79
FB_A_WDQS<6>	0001, 40SSSE	0001, DQS	FB_A_WDQS<6>	71 72 79
FB_A_WDQS<7>	0001, 40SSSE	0001, DQS	FB_A_WDQS<7>	71 72 79
FB_A_RDQS<4>	0001, 40SSSE	0001, DQS	FB_A_RDQS<4>	71 72 79
FB_A_RDQS<5>	0001, 40SSSE	0001, DQS	FB_A_RDQS<5>	71 72 79
FB_A_RDQS<6>	0001, 40SSSE	0001, DQS	FB_A_RDQS<6>	71 72 79
FB_A_RDQS<7>	0001, 40SSSE	0001, DQS	FB_A_RDQS<7>	71 72 79
FB_B_DQ<39..32>	0001, 40SSSE	0001, DATA	FB_B_DQ<39..32>	7 71 72 79
FB_B_DQ<47..40>	0001, 40SSSE	0001, DATA	FB_B_DQ<47..40>	7 71 72 79
FB_B_DQ<55..48>	0001, 40SSSE	0001, DATA	FB_B_DQ<55..48>	7 71 72 79
FB_B_DQ<63..56>	0001, 40SSSE	0001, DATA	FB_B_DQ<63..56>	7 71 72 79
FB_B_DQM_L<4>	0001, 40SSSE	0001, DATA	FB_B_DQM_L<4>	71 72 79
FB_B_DQM_L<5>	0001, 40SSSE	0001, DATA	FB_B_DQM_L<5>	71 72 79
FB_B_DQM_L<6>	0001, 40SSSE	0001, DATA	FB_B_DQM_L<6>	71 72 79
FB_B_DQM_L<7>	0001, 40SSSE	0001, DATA	FB_B_DQM_L<7>	71 72 79
FB_A_CS1_L	0001, 40SSSE	0001, CMD	FB_A_CS1_L	71 79

G96 Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
GPU_CLK27M	CLK_510M_800	CLK_800	GPU_CLK27M	75
GPU_CLK27M_SS	CLK_510M_800	CLK_800	GPU_CLK27M_SS	75
LVDS_EG_A_CLK_P	LVDS_100D	LVDS	LVDS_EG_A_CLK_P	76 84
LVDS_EG_A_CLK_N	LVDS_100D	LVDS	LVDS_EG_A_CLK_N	76 84
LVDS_EG_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_EG_A_DATA P<2..0>	76 84
LVDS_EG_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_EG_A_DATA N<2..0>	7 76 84
LVDS_EG_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_EG_B_DATA P<2..0>	76 84
LVDS_EG_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_EG_B_DATA N<2..0>	76 84
DP_ML	DP_100D	DISPLAYPORT	DP_EG_ML P<3..0>	76 81
DP_ML	DP_100D	DISPLAYPORT	DP_EG_ML N<3..0>	76 81
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_EG_AUX_CH_P	76 81
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_EG_AUX_CH_N	76 81
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_EG_AUX_CH_C_P	81
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_EG_AUX_CH_C_N	81

GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
FB_B_CLK_P<0>	0001, 800	0001, CLK	FB_B_CLK_P<0>	71 73 80
FB_B_CLK_N<0>	0001, 800	0001, CLK	FB_B_CLK_N<0>	71 73 80
FB_B_CLK_P<1>	0001, 800	0001, CLK	FB_B_CLK_P<1>	71 73 80
FB_B_CLK_N<1>	0001, 800	0001, CLK	FB_B_CLK_N<1>	71 73 80
FB_B_MA<1..0>	0001, 40SSSE	0001, CMD	FB_B_MA<1..0>	71 73 80
FB_B_MA<12..6>	0001, 40SSSE	0001, CMD	FB_B_MA<12..6>	7 71 73 80
FB_B_BA<2..0>	0001, 40SSSE	0001, CMD	FB_B_BA<2..0>	7 71 73 80
FB_B_BA<3..2>	0001, 40SSSE	0001, CMD	FB_B_BA<3..2>	71 73 80
FB_B_CAS_L	0001, 40SSSE	0001, CMD	FB_B_CAS_L	7 71 73 80
FB_B_WE_L	0001, 40SSSE	0001, CMD	FB_B_WE_L	71 73 80
FB_B_CKE	0001, 40SSSE	0001, CMD	FB_B_CKE	71 73 80
FB_B_CS0_L	0001, 40SSSE	0001, CMD	FB_B_CS0_L	7 71 73
FB_B_DRAM_RST	0001, 40SSSE	0001, CMD	FB_B_DRAM_RST	71 73 80
FB_B_UMA<5..2>	0001, 40SSSE	0001, CMD	FB_B_UMA<5..2>	71 73 80
FB_B_UMA<5..2>	0001, 40SSSE	0001, CMD	FB_B_UMA<5..2>	71 73 80
FB_B_WDQS<0>	0001, 40SSSE	0001, DQS	FB_B_WDQS<0>	71 73 80
FB_B_WDQS<1>	0001, 40SSSE	0001, DQS	FB_B_WDQS<1>	71 73 80
FB_B_WDQS<2>	0001, 40SSSE	0001, DQS	FB_B_WDQS<2>	71 73 80
FB_B_WDQS<3>	0001, 40SSSE	0001, DQS	FB_B_WDQS<3>	71 73 80
FB_B_RDQS<0>	0001, 40SSSE	0001, DQS	FB_B_RDQS<0>	71 73 80
FB_B_RDQS<1>	0001, 40SSSE	0001, DQS	FB_B_RDQS<1>	71 73 80
FB_B_RDQS<2>	0001, 40SSSE	0001, DQS	FB_B_RDQS<2>	71 73 80
FB_B_RDQS<3>	0001, 40SSSE	0001, DQS	FB_B_RDQS<3>	71 73 80
FB_B_DQ<7..0>	0001, 40SSSE	0001, DATA	FB_B_DQ<7..0>	7 71 73 80
FB_B_DQ<15..8>	0001, 40SSSE	0001, DATA	FB_B_DQ<15..8>	7 71 73 80
FB_B_DQ<23..16>	0001, 40SSSE	0001, DATA	FB_B_DQ<23..16>	7 71 73 80
FB_B_DQ<31..24>	0001, 40SSSE	0001, DATA	FB_B_DQ<31..24>	7 71 73 80
FB_B_DQM_L<0>	0001, 40SSSE	0001, DATA	FB_B_DQM_L<0>	71 73 80
FB_B_DQM_L<1>	0001, 40SSSE	0001, DATA	FB_B_DQM_L<1>	71 73 80
FB_B_DQM_L<2>	0001, 40SSSE	0001, DATA	FB_B_DQM_L<2>	71 73 80
FB_B_DQM_L<3>	0001, 40SSSE	0001, DATA	FB_B_DQM_L<3>	71 73 80
FB_B_WDQS<4>	0001, 40SSSE	0001, DQS	FB_B_WDQS<4>	71 73 80
FB_B_WDQS<5>	0001, 40SSSE	0001, DQS	FB_B_WDQS<5>	71 73 80
FB_B_WDQS<6>	0001, 40SSSE	0001, DQS	FB_B_WDQS<6>	71 73 80
FB_B_WDQS<7>	0001, 40SSSE	0001, DQS	FB_B_WDQS<7>	71 73 80
FB_B_RDQS<4>	0001, 40SSSE	0001, DQS	FB_B_RDQS<4>	71 73 80
FB_B_RDQS<5>	0001, 40SSSE	0001, DQS	FB_B_RDQS<5>	71 73 80
FB_B_RDQS<6>	0001, 40SSSE	0001, DQS	FB_B_RDQS<6>	71 73 80
FB_B_RDQS<7>	0001, 40SSSE	0001, DQS	FB_B_RDQS<7>	71 73 80
FB_B_DQ<39..32>	0001, 40SSSE	0001, DATA	FB_B_DQ<39..32>	7 71 73 80
FB_B_DQ<47..40>	0001, 40SSSE	0001, DATA	FB_B_DQ<47..40>	7 71 73 80
FB_B_DQ<55..48>	0001, 40SSSE	0001, DATA	FB_B_DQ<55..48>	7 71 73 80
FB_B_DQ<63..56>	0001, 40SSSE	0001, DATA	FB_B_DQ<63..56>	7 71 73 80
FB_B_DQM_L<4>	0001, 40SSSE	0001, DATA	FB_B_DQM_L<4>	71 73 80
FB_B_DQM_L<5>	0001, 40SSSE	0001, DATA	FB_B_DQM_L<5>	71 73 80
FB_B_DQM_L<6>	0001, 40SSSE	0001, DATA	FB_B_DQM_L<6>	71 73 80
FB_B_DQM_L<7>	0001, 40SSSE	0001, DATA	FB_B_DQM_L<7>	71 73 80
FB_B_CS1_L</				

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_L101_55S	*	+1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_L101_55S	*	+1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR					

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2:1_SPACING	?
THERM	*	+2:1_SPACING	?
AUDIO	*	+2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
FP1V8_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P20M
MEM_CMD	GND	*	GND_P20M
MEM_CTRL	GND	*	GND_P20M
MEM_DATA	GND	*	GND_P20M
MEM_DQS	GND	*	GND_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
MEM_40S_VDD_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
MEM_70D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
MEM_70D_VDD_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
PCIE_90D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
USB_90D_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_MEM_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_MIL_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_USB_BIAS_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	*	VERRIDE	VERRIDE	0.25 MM	250 MIL	VERRIDE	VERRIDE
CFU_27P4S_OVERRIDE	BOTTOM	VERRIDE	VERRIDE	0.23 MM	100 MIL	VERRIDE	VERRIDE

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	ISL4, ISL9	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_40S_VDD_OVERRIDE	ISL3, ISL10	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_70D_OVERRIDE	ISL4, ISL9	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_70D_VDD_OVERRIDE	ISL3, ISL10	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE

Ground-referenced memory signals (DQ,DQM,DQS) MAY route on ISL9 (VDD-referenced plane)but not next to VDD island.
Forces power-referenced memory signals (CLK,ADDR,CTRL) to not route on ISL3, ISL4 & ISL10(GND-referenced planes).

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	BGA	100_DIFF_BGA
DP_100D	BGA	100_DIFF_BGA
SATA_100D	BGA	100_DIFF_BGA

FLASH MEMORY BUS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FLASH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_70D	BOTTOM			0.127 MM	6.35 MM		

M99 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENETCONN_P<3..0>	ENETCONN_P<3..0>	ENETCONN_P<3..0>	
ENETCONN_R<3..0>	ENETCONN_R<3..0>	ENETCONN_R<3..0>	
SATA_QDD_R2D_UF_P	SATA_QDD_R2D_UF_P	SATA_QDD_R2D_UF_P	
SATA_QDD_R2D_UF_N	SATA_QDD_R2D_UF_N	SATA_QDD_R2D_UF_N	
SATA_QDD_D2R_UF_P	SATA_QDD_D2R_UF_P	SATA_QDD_D2R_UF_P	
SATA_QDD_D2R_UF_N	SATA_QDD_D2R_UF_N	SATA_QDD_D2R_UF_N	
SATA_HDD_R2D_UF_P	SATA_HDD_R2D_UF_P	SATA_HDD_R2D_UF_P	
SATA_HDD_R2D_UF_N	SATA_HDD_R2D_UF_N	SATA_HDD_R2D_UF_N	
SATA_HDD_D2R_UF_P	SATA_HDD_D2R_UF_P	SATA_HDD_D2R_UF_P	
SATA_HDD_D2R_UF_N	SATA_HDD_D2R_UF_N	SATA_HDD_D2R_UF_N	
MPCOREIHSN_P	MPCOREIHSN_P	MPCOREIHSN_P	
MPCOREIHSN_N	MPCOREIHSN_N	MPCOREIHSN_N	
CPUTHMENS_D2_P	CPUTHMENS_D2_P	CPUTHMENS_D2_P	
CPUTHMENS_D2_N	CPUTHMENS_D2_N	CPUTHMENS_D2_N	
CPU_THERMD_P	CPU_THERMD_P	CPU_THERMD_P	
CPU_THERMD_N	CPU_THERMD_N	CPU_THERMD_N	
GPUTHMENS_D_P	GPUTHMENS_D_P	GPUTHMENS_D_P	
GPUTHMENS_D_N	GPUTHMENS_D_N	GPUTHMENS_D_N	
GPU_TDIODE_P	GPU_TDIODE_P	GPU_TDIODE_P	
GPU_TDIODE_N	GPU_TDIODE_N	GPU_TDIODE_N	
MCP_THERMD_P	MCP_THERMD_P	MCP_THERMD_P	
MCP_THERMD_N	MCP_THERMD_N	MCP_THERMD_N	
MCP_THERMIODE_P	MCP_THERMIODE_P	MCP_THERMIODE_P	
MCP_THERMIODE_N	MCP_THERMIODE_N	MCP_THERMIODE_N	
IV05CPUISNS_R_P	IV05CPUISNS_R_P	IV05CPUISNS_R_P	
IV05CPUISNS_R_N	IV05CPUISNS_R_N	IV05CPUISNS_R_N	
DDRISNS_R_P	DDRISNS_R_P	DDRISNS_R_P	
DDRISNS_R_N	DDRISNS_R_N	DDRISNS_R_N	
GPUISNS_P	GPUISNS_P	GPUISNS_P	
GPUISNS_N	GPUISNS_N	GPUISNS_N	
IV05CPU_P	IV05CPU_P	IV05CPU_P	
IV05CPU_N	IV05CPU_N	IV05CPU_N	
DDRISNS_P	DDRISNS_P	DDRISNS_P	
DDRISNS_N	DDRISNS_N	DDRISNS_N	
PIV8GPU_P	PIV8GPU_P	PIV8GPU_P	
PIV8GPU_N	PIV8GPU_N	PIV8GPU_N	
ISNS_CPU_P	ISNS_CPU_P	ISNS_CPU_P	
ISNS_CPU_N	ISNS_CPU_N	ISNS_CPU_N	
GND	GND	GND	
PP3V3_5S	PP3V3_5S	PP3V3_5S	
PP3V3_50	PP3V3_50	PP3V3_50	
PP1V5_50	PP1V5_50	PP1V5_50	
PIV8GPUISNS_P	PIV8GPUISNS_P	PIV8GPUISNS_P	
PIV8GPUISNS_N	PIV8GPUISNS_N	PIV8GPUISNS_N	
PIV8GPUISNS_P_P	PIV8GPUISNS_P_P	PIV8GPUISNS_P_P	
PIV8GPUISNS_R_N	PIV8GPUISNS_R_N	PIV8GPUISNS_R_N	
NF_CLE_R	NF_CLE_R	NF_CLE_R	
NF_ALE_R	NF_ALE_R	NF_ALE_R	
NF_CEO_L_R	NF_CEO_L_R	NF_CEO_L_R	
NF_CE1_L_R	NF_CE1_L_R	NF_CE1_L_R	
NF_RE0_L_R	NF_RE0_L_R	NF_RE0_L_R	
NF_WEO_L_R	NF_WEO_L_R	NF_WEO_L_R	
NF_CLE_N	NF_CLE_N	NF_CLE_N	
NF_ALE_N	NF_ALE_N	NF_ALE_N	
NF_CEO_L_N	NF_CEO_L_N	NF_CEO_L_N	
NF_CE1_L_N	NF_CE1_L_N	NF_CE1_L_N	
NF_RE0_L_N	NF_RE0_L_N	NF_RE0_L_N	
NF_WEO_L_N	NF_WEO_L_N	NF_WEO_L_N	

M99 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
CLK_PCIE_100D	CLK_PCIE_100D	CLK_PCIE	
PCIE_CLK100M_MINI_CONN_P	PCIE_CLK100M_MINI_CONN_P	PCIE_CLK100M_MINI_CONN_P	
PCIE_CLK100M_MINI_CONN_N	PCIE_CLK100M_MINI_CONN_N	PCIE_CLK100M_MINI_CONN_N	
CHGR_CSI_R_P	CHGR_CSI_R_P	CHGR_CSI_R_P	
CHGR_CSI_R_N	CHGR_CSI_R_N	CHGR_CSI_R_N	
CHGR_CSO_R_P	CHGR_CSO_R_P	CHGR_CSO_R_P	
CHGR_CSO_R_N	CHGR_CSO_R_N	CHGR_CSO_R_N	
USB2_EXTA_MIXED_P	USB2_EXTA_MIXED_P	USB2_EXTA_MIXED_P	
USB2_EXTA_MIXED_N	USB2_EXTA_MIXED_N	USB2_EXTA_MIXED_N	
USB2_LT1_P	USB2_LT1_P	USB2_LT1_P	
USB2_LT1_N	USB2_LT1_N	USB2_LT1_N	
CONN_TPAD_USB_P	CONN_TPAD_USB_P	CONN_TPAD_USB_P	
CONN_TPAD_USB_N	CONN_TPAD_USB_N	CONN_TPAD_USB_N	
USB_CAMERA_CONN_P	USB_CAMERA_CONN_P	USB_CAMERA_CONN_P	
USB_CAMERA_CONN_N	USB_CAMERA_CONN_N	USB_CAMERA_CONN_N	
CONN_USB2_ST_P	CONN_USB2_ST_P	CONN_USB2_ST_P	
CONN_USB2_ST_N	CONN_USB2_ST_N	CONN_USB2_ST_N	
USB_LT2_P	USB_LT2_P	USB_LT2_P	
USB_LT2_N	USB_LT2_N	USB_LT2_N	
USB2_EXCARD_CONN_P	USB2_EXCARD_CONN_P	USB2_EXCARD_CONN_P	
USB2_EXCARD_CONN_N	USB2_EXCARD_CONN_N	USB2_EXCARD_CONN_N	
DP_IG_AUX_CH_C_P	DP_IG_AUX_CH_C_P	DP_IG_AUX_CH_C_P	
DP_IG_AUX_CH_C_N	DP_IG_AUX_CH_C_N	DP_IG_AUX_CH_C_N	
PCIE_CLK100M_FC_P	PCIE_CLK100M_FC_P	PCIE_CLK100M_FC_P	
PCIE_CLK100M_FC_N	PCIE_CLK100M_FC_N	PCIE_CLK100M_FC_N	
PCIE_FC_R2D_C_P	PCIE_FC_R2D_C_P	PCIE_FC_R2D_C_P	
PCIE_FC_R2D_C_N	PCIE_FC_R2D_C_N	PCIE_FC_R2D_C_N	
PCIE_FC_D2R_P	PCIE_FC_D2R_P	PCIE_FC_D2R_P	
PCIE_FC_D2R_N	PCIE_FC_D2R_N	PCIE_FC_D2R_N	
PCIE_FC_R2D_N	PCIE_FC_R2D_N	PCIE_FC_R2D_N	
PCIE_CLK100M_EXCARD_CONN_N	PCIE_CLK100M_EXCARD_CONN_N	PCIE_CLK100M_EXCARD_CONN_N	
PCIE_CLK100M_EXCARD_CONN_P	PCIE_CLK100M_EXCARD_CONN_P	PCIE_CLK100M_EXCARD_CONN_P	
SPKRAMP_L1_OUT_P	SPKRAMP_L1_OUT_P	SPKRAMP_L1_OUT_P	
SPKRAMP_L1_OUT_N	SPKRAMP_L1_OUT_N	SPKRAMP_L1_OUT_N	
SPKRAMP_L2_OUT_P	SPKRAMP_L2_OUT_P	SPKRAMP_L2_OUT_P	
SPKRAMP_L2_OUT_N	SPKRAMP_L2_OUT_N	SPKRAMP_L2_OUT_N	
SPKRAMP_R1_OUT_P	SPKRAMP_R1_OUT_P	SPKRAMP_R1_OUT_P	
SPKRAMP_R1_OUT_N	SPKRAMP_R1_OUT_N	SPKRAMP_R1_OUT_N	
SPKRAMP_R2_OUT_P	SPKRAMP_R2_OUT_P	SPKRAMP_R2_OUT_P	
SPKRAMP_R2_OUT_N	SPKRAMP_R2_OUT_N	SPKRAMP_R2_OUT_N	
SPKRAMP_LFE_OUT_P	SPKRAMP_LFE_OUT_P	SPKRAMP_LFE_OUT_P	
SPKRAMP_LFE_OUT_N	SPKRAMP_LFE_OUT_N	SPKRAMP_LFE_OUT_N	
USB_EXTC_P	USB_EXTC_P	USB_EXTC_P	
USB_EXTC_N	USB_EXTC_N	USB_EXTC_N	
USB_LT3_P	USB_LT3_P	USB_LT3_P	
USB_LT3_N	USB_LT3_N	USB_LT3_N	

Project Specific Constraints	
SYNC_MASTER=M99_MLS	SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	108		

M99 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MILS OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				ML, PTH, BGA				MM	16.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	+50_OHM_SE	+50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.135 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
2704_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
2704_OHM_SE	*	Y	0.250 MM	0.250 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P1MM	*	-DEFAULT	?
BGA_P2MM	*	-DEFAULT	?
BGA_P3MM	*	-DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:5:1_SPACING	*	0.15 MM	?
1:8:1_SPACING	*	0.18 MM	?
2:1:1_SPACING	*	0.2 MM	?
2:5:1_SPACING	*	0.25 MM	?
3:1:1_SPACING	*	0.3 MM	?
4:1:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DTB	FSB_DTB	BGA	BGA_P3MM

NOTE: From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	SHEET	OF	REV.
	NONE	109	123	31



Preliminary

PROJECT SPECIFIC CONNS

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	
NONE	123	123	