

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, M96

PVT

09/26/2008

			DESCRIPTION OF CHANGE	CK APPD	ENG APPD
REV	ZONE	ECN		DATE	DATE

Page	Contents	Sync
1	Table of Contents	N/A
2	System Block Diagram	WFERRY-WF
3	Power Block Diagram	POWER
4	CONFIGURATION OPTIONS	(N/A)
5	Acoustic Cap BOM Config Tables	N/A
6	Functional Test and No-Tests	(MASTER)
7	Power Aliases	WFERRY
8	SIGNAL ALIAS /RESET	(MASTER)
9	CPU FSB	M97
10	CPU Power & Ground	(MASTER)
11	CPU Decoupling & VID	MSARWAR
12	eXtended Debug Port (XDP)	M97
13	MCP CPU Interface	M97
14	MCP Memory Interface	M97
15	MCP Memory Misc	M97
16	MCP PCIe Interfaces	M97
17	MCP Ethernet & Graphics	M97
18	MCP PCI & LPC	M97
19	MCP SATA & USB	M97
20	MCP HDA & MISC	M97
21	MCP Power & Ground	M97
22	MCP Standard Decoupling	M97
23	MCP Graphics Support	M97
24	SB Misc	M97
25	FSB/DDR3 Vref Margining	BEN
26	DDR3 Support	T18_MLB
27	DDR3 DRAM Channel A (0-31)	(MASTER)
28	DDR3 DRAM Channel A (32-63)	(MASTER)
29	DDR3 DRAM Channel B (0-31)	(MASTER)
30	DDR3 DRAM Channel B (32-63)	(MASTER)
31	DDR BYPASSING 1	MEMORY
32	DDR BYPASSING 2	MEMORY
33	Memory Active Termination	M70
34	Wireless M93 Connector	M70
35	Hatch and Audio Connectors	(MASTER)
36	SATA Connectors	CHANGZHANG
37	USB EXTERNAL CONNECTORS	M70
38	IPD Connector	
39	SMC	M97
40	SMC SUPPORT	M70
41	LPC+SPI Debug Connector	CHANGZHANG



Page	Contents	Sync
42	M97 SMBUS CONNECTIONS	BEN
43	Voltage Sensors	M70
44	Current Sensing	YUNNU
45	TEMPERATURE SENSORS	M70
46	Fan	M70
47	Sudden Motion Sensor (SMS)	M76_MLB
48	SPI ROM	CHANGZHANG
49	DC-In & Battery Connectors	M70
50	IMVP6 CPU VCore Regulator	POWER
51	MCP CORE REGULATOR	MINGJING
52	1.8V LDO Supply	
53	1V05 S5 Power Supply	RXU_K20
54	1.5V/0.75V Supplies	M70
55	5V / 3.3V Power Supply	RXU_K20
56	POWER SEQUENCING	YUAN.MA
57	POWER FETS	YUAN.MA
58	PBUS Supply/Battery Charger	M70
59	LVDS,Camera Conn. and ALS Conn.	GPU
60	DISPLAYPORT SUPPORT	NMARTIN
61	DisplayPort Connector	M98_MLB
62	LED Backlight Driver	(MASTER)
63	LCD Backlight Support	M97
64	Additional CPU/GPU Decoupling	
65	CPU/FSB Constraints	M97
66	Memory Constraints	M97
67	MCP Constraints 1	M97
68	MCP Constraints 2	M97
69	SMC Constraints	M97
70	M96 Power and Ground Nets	(MASTER)
71	M96 RULE DEFINITIONS	M97


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7631	1	SCHEM, MLB, M96	SCH	CRITICAL	
820-2375	1	PCBF, MLB, M96	PCB	CRITICAL	

DRAWING
TITLE-M96_MLB
ABBREV-DRAWING
LAST_MODIFIED-09/11/08 10:40:55 2008

<p style="text-align: center;">DIMENSIONS ARE IN MILLIMETERS</p> <p>XX : _____</p> <p>X.XX : _____</p> <p>X.XXX : _____</p> <p>ANGLES : _____</p> <p style="text-align: center;">DO NOT SCALE DRAWING</p> <p style="text-align: center;">  THIRD ANGLE PROJECTION </p>	<p>METRIC</p>	 APPLE INC.										
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>DRAPTER</td> <td>DESIGN CK</td> </tr> <tr> <td>ENG APPD</td> <td>MFG APPD</td> </tr> <tr> <td>QA APPD</td> <td>DESIGNER</td> </tr> <tr> <td>RELEASE</td> <td>SCALE</td> </tr> <tr> <td></td> <td>NONE</td> </tr> </table>		DRAPTER	DESIGN CK	ENG APPD	MFG APPD	QA APPD	DESIGNER	RELEASE	SCALE		NONE	<p style="text-align: center;">NOTICE OF PROPRIETARY PROPERTY</p> <p style="font-size: 8px;">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p style="font-size: 8px;">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>
DRAPTER	DESIGN CK											
ENG APPD	MFG APPD											
QA APPD	DESIGNER											
RELEASE	SCALE											
	NONE											
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>MATERIAL/FINISH NOTED AS APPLICABLE</td> <td>SIZE D</td> </tr> </table>		MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	<p style="text-align: center; font-size: 1.2em;">SCHEM, MLB, M96</p> <p style="text-align: center;">DRAWING NUMBER 051-7631 REV. A.0.0</p> <p style="text-align: right; font-size: 0.8em;">SHT 1 OF 71</p>								
MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D											



System Block Diagram

SYNC_MASTER=WFERRY-WF SYNC_DATE=05/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. A.0.0
	SCALE NONE	SHEET 2	OF 71

M96 POWER SYSTEM ARCHITECTURE

NOT UP TO DATE



Power Block Diagram
SYNC_MASTER=POWER SYNC_DATE=06/30/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	3 OF 71

BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9734	PCBA,MLB,1.6GHZ,HY 2GB,SS CAP,M96	EEE_4DA,M96_COMMON,M96_HYNIX,M96_SS_CAP,CPU_1_6GHZ
630-9735	PCBA,MLB,1.6GHZ,HY 2GB,MU CAP,M96	EEE_4DB,M96_COMMON,M96_HYNIX,M96_MU_CAP,CPU_1_6GHZ
630-9514	PCBA,MLB,1.6GHZ,MI 2GB,TY CAP,M96	EEE_2AJ,M96_COMMON,M96_MICRON,M96_TY_CAP,CPU_1_6GHZ
630-9738	PCBA,MLB,1.8GHZ,HY 2GB,SS CAP,M96	EEE_4DC,M96_COMMON,M96_HYNIX,M96_SS_CAP,CPU_1_8GHZ
630-9516	PCBA,MLB,1.8GHZ,HY 2GB,MU CAP,M96	EEE_2AM,M96_COMMON,M96_HYNIX,M96_MU_CAP,CPU_1_8GHZ
630-9517	PCBA,MLB,1.8GHZ,HY 2GB,TY CAP,M96	EEE_2AP,M96_COMMON,M96_HYNIX,M96_TY_CAP,CPU_1_8GHZ
630-9512	PCBA,MLB,1.6GHZ,MI 2GB,SS CAP,M96	EEE_2AJ,M96_COMMON,M96_MICRON,M96_SS_CAP,CPU_1_6GHZ
630-9513	PCBA,MLB,1.6GHZ,MI 2GB,MU CAP,M96	EEE_2AK,M96_COMMON,M96_MICRON,M96_MU_CAP,CPU_1_6GHZ
630-9828	PCBA,MLB,1.6GHZ,MI 2GB,TY CAP,M96	EEE_5P6,M96_COMMON,M96_MICRON,M96_TY_CAP,CPU_1_6GHZ
630-9515	PCBA,MLB,1.8GHZ,MI 2GB,SS CAP,M96	EEE_2AM,M96_COMMON,M96_MICRON,M96_SS_CAP,CPU_1_8GHZ
630-9829	PCBA,MLB,1.8GHZ,MI 2GB,MU CAP,M96	EEE_5P7,M96_COMMON,M96_MICRON,M96_MU_CAP,CPU_1_8GHZ
630-9830	PCBA,MLB,1.8GHZ,MI 2GB,TY CAP,M96	EEE_5P8,M96_COMMON,M96_MICRON,M96_TY_CAP,CPU_1_8GHZ

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M96_COMMON	ALTERNATE_COMMON,M96_COMMON1,M96_COMMON2,M96_COMMON3
M96_COMMON1	MCP_B02,BOOTROM_DEVEL,SMC_PRGRM,BOOT_MODE_USER,MEMRESET_HW,MEMRESET_MCP,NO_VREFMRGN
M96_COMMON2	LPCPLUS_NOT,LPCPLUS_CONN,NDP
M96_COMMON3	MCP_CS1_NO
M96_HYNIX	DRAM_HYNIX
M96_MICRON	DRAM_MICRON,DRAM_SPD_2
M96_SS_CAP	SS_CAP_2_2UF,SS_CAP_10UF,SS_CAP_1UF
M96_MU_CAP	MU_CAP_2_2UF,MU_CAP_10UF,MU_CAP_1UF
M96_TY_CAP	TY_CAP_2_2UF,TY_CAP_10UF,TY_CAP_1UF

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4DA]	CRITICAL	EEE_4DA
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4DB]	CRITICAL	EEE_4DB
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:2AJ]	CRITICAL	EEE_2AJ
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4DC]	CRITICAL	EEE_4DC
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:2AN]	CRITICAL	EEE_2AN
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:2AP]	CRITICAL	EEE_2AP
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:2AJ]	CRITICAL	EEE_2AJ
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:2AK]	CRITICAL	EEE_2AK
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:5P6]	CRITICAL	EEE_5P6
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:2AM]	CRITICAL	EEE_2AM
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:5P7]	CRITICAL	EEE_5P7
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:5P8]	CRITICAL	EEE_5P8


Module Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3658	1	IC,PDC,QS,1.60GHZ,17M,1066,6M	U1000	CRITICAL	CPU_1_6GHZ
337S3659	1	IC,PDC,QS,1.80GHZ,17M,1066,6M	U1000	CRITICAL	CPU_1_8GHZ
338S0604	1	IC,GMCP,MCP79U-A01Q,27MMX27MM,BGA1588	U1400	CRITICAL	MCP_A01Q
338S0601	1	IC,GMCP,MCP79U-B01,27MMX27MM,BGA1588	U1400	CRITICAL	MCP_B01
338S0637	1	IC,GMCP,MCP79U-B02,27MMX27MM,BGA1588	U1400	CRITICAL	MCP_B02
335S0615	1	IC,32MBIT 8-PIN SERIAL FLASH, WSON8	U6100	CRITICAL	BOOTROM_BLANK_4MB
341S2382	1	IC,EPI,BOOTROM DEVELOPMENT (UNLOCKED),M96	U6100	CRITICAL	BOOTROM_DEVEL
341S2326	1	IC,EPI,BOOTROM FINAL (LOCKED),M96	U6100	CRITICAL	BOOTROM_FINAL
338S0563	1	IC,SMC,HS8/2117	U4900	CRITICAL	SMC_BLANK
341S2327	1	IC,PRGRM,SMC (NEW),M96	U4900	CRITICAL	SMC_PRGRM
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_HYNIX
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_HYNIX
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_HYNIX
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_HYNIX
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_MICRON
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_MICRON
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_MICRON
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_MICRON
353S1938	1	IC,ISL6258,REV2,BAT CHGR, 28P QFN	U7900	CRITICAL	

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION
128S0093	128S0092	ALL	33UF 20% 16V DCASE	
376S0466	376S0410	ALL	Si4413 for Si4405	
740S0067	740S0028	ALL	0.5A OC FUSE	
104S0023	104S0018	ALL	1206 1/4W .002 OHM	
152S0684	152S0421	ALL	1.0UH,22A,10MOHM	
376S0627	376S0723	ALL	POWER NFET, 30V, 18A	
152S0905	152S0861	ALL	IND,IHL4040CZ,0.68uH,18A	
128S0262	128S0220	ALL	100UF 20% 6.3V BCASE	

CONFIGURATION OPTIONS
 SYNC_MASTER=(N/A) SYNC_DATE=(N/A)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.  **D** DRAWING NUMBER 051-7631 REV. A.0.0
 SCALE NONE SHT 4 OF 71




PEX & SATA AVDD/DVDD aliases

Power Aliases	
SYNC_MASTER=WFERRY	SYNC_DATE=06/15/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT	OF	71
NONE	7		

EMI SPRING CLIPS


PLACE CLIPS PER MCO ON TOPSIDE NEAR BATTERY CONNECTOR J6900



BOSSSES



STANDOFFS



SMC ALIASES

NO-CONNECT UNUSED SMC INTERFACE PORTS


NO_TEST	SMC PA0	SMC PA1	ESTARLDO EN	SMC P26	SMC P41	SMC P67	SMC GFX OVERTEMP	EXCARD OC L	SMC P24	SMC EXCARD CP	ALS RIGHT	ALS GAIN	SMC FAN 1 CTL	SMC FAN 2 CTL	SMC FAN 3 CTL	SMC FAN 1 TACH	SMC FAN 2 TACH	SMC FAN 3 TACH	RSTGATE L	ISENSE CAL EN	SMC FWE	SMC ANALOG ID	ALS LEFT	SMC NB DDR ISENSE	SMC P10	SMC PA5	SMC GPU ISENSE
NC	SMC PA0	SMC PA0	ESTARLDO EN	SMC P26	SMC P41	SMC P67	SMC GFX OVERTEMP	EXCARD OC L	SMC P24	SMC EXCARD CP	ALS RIGHT	ALS GAIN	SMC FAN 1 CTL	SMC FAN 2 CTL	SMC FAN 3 CTL	SMC FAN 1 TACH	SMC FAN 2 TACH	SMC FAN 3 TACH	RSTGATE L	ISENSE CAL EN	SMC FWE	SMC ANALOG ID	ALS LEFT	SMC NB DDR ISENSE	SMC P10	SMC PA5	SMC GPU ISENSE

PCI-E ALIASES

UNUSED GPU LANES


NC	PEG D2R N<15:0>	PEG D2R N<15:0>
NC	PEG D2R P<15:0>	PEG D2R P<15:0>
NC	PEG R2D C N<15:0>	PEG R2D C N<15:0>
NC	PEG R2D C P<15:0>	PEG R2D C P<15:0>
TP	PEG PRSNT L	PEG PRSNT L
TP	PEG CLKREO L	PEG CLKREO L
TP	PEG CLK100M P	PEG CLK100M P
TP	PEG CLK100M N	PEG CLK100M N
TP	EXTGPU PWR EN	EXTGPU PWR EN
TP	EXTGPU RESET L	EXTGPU RESET L

AIRPORT CARD AND TURBOMEM PRESENT SIGNAL




HDA PULL-DOWN

UNUSED IPHS SIGNAL(FOR IPHONE JACK)




DP HOTPLUG PULL-DOWN



LAN ALIASES

UNUSED ETHERNET RG/MII INTERFACE



NC	ENET RESET L	ENET RESET L
NC	MCP_CLK25M_BUF0_R	MCP_CLK25M_BUF0_R
NC	ENET_PWRDWN L	ENET_PWRDWN L
NC	ENET MDC	ENET MDC
NC	ENEX TX CTRL	ENEX TX CTRL
ENET	TXD<3..0>	ENET TXD<3..0>

DACS ALIASES

UNUSED CRT & TV-OUT INTERFACE

NC	MCP_TV_DAC_RSET	MCP_TV_DAC_RSET
NC	MCP_TV_DAC_VREF	MCP_TV_DAC_VREF
NC	MCP_CLK27M_XTALIN	MCP_CLK27M_XTALIN
NC	MCP_CLK27M_XTALOUT	MCP_CLK27M_XTALOUT
NC	CRT_IG_R_C_PR	CRT_IG_R_C_PR
NC	CRT_IG_G_Y_Y	CRT_IG_G_Y_Y
NC	CRT_IG_B_COMP_PB	CRT_IG_B_COMP_PB
NC	CRT_IG_HSYNC	CRT_IG_HSYNC
NC	CRT_IG_VSYNC	CRT_IG_VSYNC

LVDS ALIASES

UNUSED LVDS SIGNALS

NC	LVDS_IG_A_DATA_P3	LVDS_IG_A_DATA_P3
NC	LVDS_IG_A_DATA_N3	LVDS_IG_A_DATA_N3
NC	LVDS_IG_B_CLK_P	LVDS_IG_B_CLK_P
NC	LVDS_IG_B_CLK_N	LVDS_IG_B_CLK_N
NC	LVDS_IG_B_DATA_P<3:0>	LVDS_IG_B_DATA_P<3:0>
NC	LVDS_IG_B_DATA_N<3:0>	LVDS_IG_B_DATA_N<3:0>

MISC NC MCP79 ALIASES

TP	CPU_PECI_MCP	CPU_PECI_MCP
TP	PW_PME_L	PW_PME_L
TP	ODD_PWR_EN_L	ODD_PWR_EN_L

SATA ALIASES

UNUSED SATA ODD SIGNALS

TP	SATA_ODD_R2D_C_P	SATA_ODD_R2D_C_P
TP	SATA_ODD_R2D_C_N	SATA_ODD_R2D_C_N
TP	SATA_ODD_D2R_P	SATA_ODD_D2R_P
TP	SATA_ODD_D2R_N	SATA_ODD_D2R_N

USB ALIASES

UNUSED USB PORTS

TP	USB_EXTB_P	USB_EXTB_P
TP	USB_EXTB_N	USB_EXTB_N
TP	USB_EXTC_P	USB_EXTC_P
TP	USB_EXTC_N	USB_EXTC_N
TP	USB_EXTD_P	USB_EXTD_P
TP	USB_EXTD_N	USB_EXTD_N
TP	USB_EXCARD_P	USB_EXCARD_P
TP	USB_EXCARD_N	USB_EXCARD_N
TP	USB_MINI_P	USB_MINI_P
TP	USB_MINI_N	USB_MINI_N

EXTERNAL PORT A

USB	EXTA_P	EXTA_P
USB	EXTA_N	EXTA_N
USB	EXTA_OC_L	EXTA_OC_L

CAMERA

USB	CAMERA_P	CAMERA_P
USB	CAMERA_N	CAMERA_N

TRACKPAD (WELLSRING)

USB	TPAD_P	TPAD_P
USB	TPAD_N	TPAD_N

IR

USB	IR_P	IR_P
USB	IR_N	IR_N

BT (M93)

USB	BT_P	BT_P
USB	BT_N	BT_N


CPU FSB FREQUENCY STRAPS

BSEL<2..0> FSB MHZ

0	0	0	266
0	0	1	300
0	1	0	333
0	1	1	366
1	0	0	400
1	0	1	(RSVD)
1	1	0	(RSVD)
1	1	1	(RSVD)

Extra FSB Pull-ups

Exist in MRB but not Intel designs. Here for CYA. If found to be necessary, will move to page14.csa



MEM ALIASES

NC	MEM_A_CLK4P	MEM_A_CLK4P
NC	MEM_A_CLK4N	MEM_A_CLK4N
NC	MEM_A_CLK3P	MEM_A_CLK3P
NC	MEM_A_CLK3N	MEM_A_CLK3N
NC	MEM_A_CS_L<2>	MEM_A_CS_L<2>
TP	MEM_A_CS_L<3>	MEM_A_CS_L<3>
NC	MEM_A_CKE<2>	MEM_A_CKE<2>
TP	MEM_A_CKE<3>	MEM_A_CKE<3>
NC	MEM_B_CLK4P	MEM_B_CLK4P
NC	MEM_B_CLK4N	MEM_B_CLK4N
NC	MEM_B_CLK3P	MEM_B_CLK3P
NC	MEM_B_CLK3N	MEM_B_CLK3N
NC	MEM_B_CS_L<2>	MEM_B_CS_L<2>
TP	MEM_B_CS_L<3>	MEM_B_CS_L<3>
NC	MEM_B_ODT<2>	MEM_B_ODT<2>
TP	MEM_B_ODT<3>	MEM_B_ODT<3>
NC	MEM_B_CKE<2>	MEM_B_CKE<2>
TP	MEM_B_CKE<3>	MEM_B_CKE<3>

SIGNAL ALIAS /RESET


SYNC_MASTER=(MASTER) SYNC_DATA=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	D	DRAWING NUMBER	051-7631	REV.	A.0.0
SCALE	NONE	SHT	8	OF	71



SYNC FROM M97

CPU FSB

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	9 OF 71



LAYOUT NOTE:
CPU_VCCSENSE_P/CPU_VCCSENSE_N USE
20=27.4 OHM DIFFERENTIAL TRACE ROUTING.

LAYOUT NOTE:
PLACE R1100 AND R1101
WITHIN 1 INCH OF CPU W/ NO STUB

LAYOUT NOTE:
PROVIDE A TEST POINT (WITH NO STUB)
TO CONNECT A DIFFERENTIAL PROBE
BETWEEN VCCSENSE AND VSSSENSE

CPU Power & Ground

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		10	71


CPU VCORE HF AND BULK DECOUPLING

3x 330uF. 32x 10uF 0603, 28x 2.2uF 0402 + 40x 2.2uF 0402


70 64 50 10 7 6 PPVCORE_S0_CPU

10uF 0603 = APN:138S0568 = MURATA, TAIYO, TDK, SAMSUNG


LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU





LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




CPU VCORE VID CONNECTIONS

65 50 10 CPU_VID<0..6> MAKE_BASE=TRUE IMVP6_VID<0..6>

VCCA (CPU AVdd) DECOUPLING


70 66 57 56 22 15 10 7 6 PP1V5_S0



LAYOUT NOTE:
PLACE C1281 NEAR PIN B34 OF U1000

VCCP (CPU I/O) DECOUPLING

21 19 17 16 15 14 13 12 11 10 9 8 7 6 PP1V05_S0



LAYOUT NOTE:
PLACE C1290 CLOSE TO CPU
PLACE C1283-C1288 CLOSE TO FSB ADDRESS PINS
PLACE C1291-C1296 CLOSE TO FSB DATA PINS

CPU Decoupling & VID


SYNC_MASTER=MSASBAR SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT	OF	71
NONE	11		




Pin	Signal	Chip Pin	Signal	Chip Pin
65	FSB DSTB L P<0>	AC61	CPU_DSTBP0#	AG59
65	FSB DSTB L N<0>	AB60	CPU_DSTBN0#	AD58
65	FSB DINV L<0>	U61	CPU_DBI0#	AE59
65	FSB DSTB L P<1>	AA57	CPU_DSTBP1#	AA61
65	FSB DSTB L N<1>	AB56	CPU_DSTBN1#	AF58
65	FSB DINV L<1>	AE57	CPU_DBI1#	AC59
65	FSB DSTB L P<2>	J53	CPU_DSTBP2#	AG61
65	FSB DSTB L N<2>	H54	CPU_DSTBN2#	AF60
65	FSB DINV L<2>	F55	CPU_DBI2#	Y58
65	FSB DSTB L P<3>	K60	CPU_DSTBP3#	AA59
65	FSB DSTB L N<3>	L59	CPU_DSTBN3#	Y58
65	FSB DINV L<3>	G59	CPU_DBI3#	Y58
65	FSB A L<3>	AH60	CPU_A3#	Y60
65	FSB A L<4>	AM60	CPU_A4#	Y60
65	FSB A L<5>	AN59	CPU_A5#	Y60
65	FSB A L<6>	AL59	CPU_A6#	Y60
65	FSB A L<7>	AR59	CPU_A7#	Y60
65	FSB A L<8>	AT60	CPU_A8#	Y60
65	FSB A L<9>	AK60	CPU_A9#	Y60
65	FSB A L<10>	AV60	CPU_A10#	Y60
65	FSB A L<11>	AV58	CPU_A11#	Y60
65	FSB A L<12>	AW61	CPU_A12#	Y60
65	FSB A L<13>	AR61	CPU_A13#	Y60
65	FSB A L<14>	AW59	CPU_A14#	Y60
65	FSB A L<15>	AT58	CPU_A15#	Y60
65	FSB A L<16>	AU59	CPU_A16#	Y60
65	FSB A L<17>	AU57	CPU_A17#	Y60
65	FSB A L<18>	AP56	CPU_A18#	Y60
65	FSB A L<19>	AM54	CPU_A19#	Y60
65	FSB A L<20>	AY56	CPU_A20#	Y60
65	FSB A L<21>	AP54	CPU_A21#	Y60
65	FSB A L<22>	AV54	CPU_A22#	Y60
65	FSB A L<23>	AM56	CPU_A23#	Y60
65	FSB A L<24>	AK56	CPU_A24#	Y60
65	FSB A L<25>	AN55	CPU_A25#	Y60
65	FSB A L<26>	AL57	CPU_A26#	Y60
65	FSB A L<27>	AR55	CPU_A27#	Y60
65	FSB A L<28>	AV54	CPU_A28#	Y60
65	FSB A L<29>	AW55	CPU_A29#	Y60
65	FSB A L<30>	AN57	CPU_A30#	Y60
65	FSB A L<31>	AR57	CPU_A31#	Y60
65	FSB A L<32>	AT56	CPU_A32#	Y60
65	FSB A L<33>	BA57	CPU_A33#	Y60
65	FSB A L<34>	AV56	CPU_A34#	Y60
65	FSB A L<35>	AW57	CPU_A35#	Y60
65	FSB ADSTB L<0>	AP60	CPU_ADSTB0#	AY60
65	FSB ADSTB L<1>	AT54	CPU_ADSTB1#	AF54
65	FSB REQ L<0>	AJ61	CPU_REQ0#	P60
65	FSB REQ L<1>	AK58	CPU_REQ1#	M58
65	FSB REQ L<2>	AM58	CPU_REQ2#	R61
65	FSB REQ L<3>	AJ59	CPU_REQ3#	H60
65	FSB REQ L<4>	AN61	CPU_REQ4#	H58
65	FSB ADS L	AH56	CPU_ADS#	F60
65	FSB BNR L	AH54	CPU_BNR#	T60
65	FSB BREQ0 L	BB60	CPU_BR0#	F58
65	FSB BREQ1 L	AV52	CPU_BR1#	J59
65	FSB DBSY L	AK54	CPU_DBSY#	L61
65	FSB DRDY L	AJ57	CPU_DRDY#	J61
65	FSB HIT L	AG55	CPU_HIT#	E61
65	FSB HITM L	AJ55	CPU_HITM#	N59
65	FSB LOCK L	BG59	CPU_LOCK#	
65	FSB TRDY L	BD60	CPU_TRDY#	
65	TP CPU PECCI MCP	B60	CPU_PECCI	BP58
65	CPU PROCHOT L	BJ59	CPU_PROCHOT#	BN59
65		BL61	CPU_THERMTRIP#	BT58
65		BH60	CPU_FERR#	BU59
65		E59	CPU_BSEL2	BN61
65		C61	CPU_BSEL1	BP60
65		C59	CPU_BSEL0	
65	FSB RS L<0>	BA59	CPU_RS0#	BV60
65	FSB RS L<1>	BA61	CPU_RS1#	BW61
65	FSB RS L<2>	BE61	CPU_RS2#	
65	MCP BCLK VML COMP VDD	BN57	BCLK_VML_COMP_VDD	BG61
65	MCP BCLK VML COMP GND	BM56	BCLK_VML_COMP_GND	BC59
65	MCP CPU COMP VCC	BU61	CPU_COMP_VCC	BK60
65	MCP CPU COMP GND	BL59	CPU_COMP_GND	BF60
65				BB58
65				BE59
65				BR59
65				D60
65				BK58
65				BT60
65				BM60
65				BD58
65				BH58

MCP CPU Interface
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	13 OF 71

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP Memory Interface


SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. A.0.0
	SCALE NONE	SHEET 14	OF 71



MCP Memory Misc

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. A.0.0
	SCALE NONE	SHEET 15	OF 71

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



PCI EXPRESS

If PE0 interface is not used, ground DVDD0_PEX and AVDD0_PEX
 If PE1 interface is not used, ground DVDD1_PEX and AVDD1_PEX

MCP PCIe Interfaces

SYNC_MASTER=M97 SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. A.0.0
	SCALE NONE	SHEET 16	OF 71

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
 Okay to float all TV_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20K pull-down required on DP_HOTPLUG_DET.
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IPFx at 1.8V
 Dual-channel TMDS: Power +VDD_IPFx at 3.3V


MCP Ethernet & Graphics
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		17	71



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP SATA & USB


SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. A.0.0
	SCALE NONE	SHEET 19	OF 71



OMIT
U1400
MCP79U
SGA
(9 OF 12)

HDA

MISC

BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

NOTE: MCP79 rev A01 does not support Spi1 option.

BUF_SIO_CLK Frequency



Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps
For EMI Reduction on HDA interface




MCP HDA & MISC
SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7631	A.0.0
SCALE	SHT	OF
NONE	20	71

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Power & Ground

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. A.0.0
	SCALE NONE	SHEET 21	OF 71

www.vinafix.vn



MCP Standard Decoupling
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHEET	OF	71
NONE	22		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

8

7

6

5

4





3

2

1

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.



NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: 1x 2.2uF 0402 (2.2 uF)



WF: Checklist says 0-ohm resistor placeholder for ferrite bead.

NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)

Apple: ???



SYNC FROM M97

MCP Graphics Support

SYNC_MASTER=M97 SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7631	A.0.0
SCALE	SHT	OF
NONE	23	71


RTC Power Sources




RTC Crystal



MCP 25MHz Crystal




MCP S0 PWRGD & CPU_VLD







Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)




Reset Button



SYNC FROM M97
CHANGED RTC POWER SOURCE TO DIRECT CONNECTION
ADDED MCPSEQ_SMC LOGIC

SB Misc			
SYNC_MASTER=M97	DRAWING NUMBER		REV.
	D	051-7631	A.0.0
SCALE	SHT	OF	71
NONE	24		




Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN SYNC_DATE=01/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT	OF	71
NONE	25		

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



DDR3 Support

SYNC_MASTER=T18_MLB SYNC_DATE=01/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT OF		71
NONE	26		

8

7

6


5

4

3

2


1



A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel A (0-31)
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		27	71




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel A (32-63)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT	OF	71
NONE	28		




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel B (32-63)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		30	71



DDR BYPASSING 1

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE D	DRAWING NUMBER 051-7631	REV. A.0.0
	SCALE NONE	SHEET 31	OF 71



APPROXIMATE CAP ARRANGEMENT




DDR BYPASSING 2
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT		OF
NONE	32		71

MEM CLOCK TERMINATION
Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM

JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE



Unused Clock Termination



Memory Active Termination


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		33	71

D
C
B
A

D
C
B
A

M93 WIRELESS AIRPORT & BT CONNECTOR



Wireless M93 Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT		OF
NONE	34		71

Micro-DisplayPort / USB to RIO Hatch Assembly




Audio Connector



Hatch and Audio Connectors
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT		OF
NONE	35		71

SATA HDD PORT



SATA Connectors
 SYNC_MASTER=CHANGZHANG SYNC_DATE=02/05/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE		SHT	OF
NONE		36	71




USB EXTERNAL CONNECTORS
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		37	71

IPD Connector



Power Button Inverter



IPD Connector




NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT	OF	REV.
NONE	38	71	

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SMC
 SYNC_MASTER=M97 SYNC_DATE=02/21/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		39	71


SMC Reset Button / Brownout Detect




Silk: "SMC RST"
Place R5001 on bottom side near board edge

Q5030 will pull down SMC_MANUAL_RST_L in the event of a keyboard SMC Reset generated when left shift, option, and control and the power button is depressed.

SMC 1.05V to 3.3V Level Shifting




Debug Power Button




Silk: "PWR BTN"

Place R5011 on top side
Place R5010 on bottom side
Place both near board edge


SMC Crystal Circuit



SMC 3.3V to 1.05V Level Shifting



SMC AVREF Supply



SMC SUPPORT
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF 71

LPC+SPI Connector

MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected w/ R5190,R5191,R5192,R5193





MCP79 Internal SPI MUX Support


Not supported in Rev A01 MCP79 silicon

MCP SPI Override Options

Internal MUX in rev B01 does not work as intended.
Now MCP_CS1_YES and MCP_CS1_NO determines external MUX option.




SPI MUX BYPASS



LPC+SPI Debug Connector
 SYNC_MASTER=CHANGZHANG SYNC_DATE=01/24/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		41	71



M97 SMBUS CONNECTIONS
 SYNC_MASTER=BEN SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		42	71

8

7

6

5


4

3


2

1


ACIN VOLTAGE SENSE



MCP VOLTAGE SENSE



PBUS VOLTAGE SENSE



Voltage Sensors

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT OF		
NONE	43 71		

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2


1

D

D

MCP VCore Current Sense


MCP VCore Current Sense Filter



C

C

PBUS Current Sense



B

B

A

A

Current Sensing

SYNC_MASTER=YUNWU SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT OF		REV.
NONE	44 71		

8

7

6

5


4

3


2

1

CPU/MCP T-Diode Thermal Sensor




LOCAL TEMP NEAR FRONT EDGE




(Write: 0x92 Read: 0x93)

LOCAL TEMP NEAR AIR VENT



(Write: 0x92 Read: 0x93)

LOCAL TEMP NEAR POWER SUPPLIES




(Write: 0x90 Read: 0x91)

TEMPERATURE SENSORS	
SYNC_MASTER=M70	SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		45	71

FAN CONNECTOR




Fan
SYNC_MASTER=M70 SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT OF		
NONE	46 OF 71		

SUDDEN MOTION SENSOR



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation


Sudden Motion Sensor (SMS)

SYNC_MASTER=076_MLB SYNC_DATE=01/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT OF		
NONE	47 OF		71



SPI ROM

SYNC_MASTER=CHANGZHANG SYNC_DATE=02/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT OF		
NONE	48 OF 71		

DC-JACK INTERFACE



OneWire OVP


BATTERY INTERFACE



3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator


Q6990 will pull down P3V42G3H_SHDN_L in the event of a keyboard SMC Reset generated when left shift, option, and control and the power button is depressed.



DC-In & Battery Connectors
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		49	71

IMVP6 CPU VCore Regulator



NOTE 1: C7132, C7133 = 27.4 OHM FOR VALIDATING CPU ONLY.


Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE	1.5 MM	0.20 MM
IMVP6_BOOT	0.25 MM	0.20 MM
IMVP6_UGATE	1.5 MM	0.20 MM
IMVP6_LGATE	1.5 MM	0.20 MM

Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
PPVCORE_S0_CPU	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VW	0.25 MM	0.20 MM
IMVP6_PVCC	0.25 MM	0.20 MM
IMVP6_COMP_R	0.25 MM	0.20 MM
IMVP6_FB_RC	0.25 MM	0.20 MM
IMVP6_VDIFF_RC	0.25 MM	0.20 MM

IMVP6 CPU VCore Regulator
 SYNC_MASTER=POWER SYNC_DATE=07/13/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7631	A.0.0
		SHT	OF
		50	71

MCP CORE POWER SUPPLY



NEED NEW TABLE?

VID<2:0>	Rev A01 Voltage	Rev A01P Voltage	Production Voltage
000	+1.224V	+1.355V	+1.060V
001	+1.158V	+1.243V	+0.994V
010	+1.101V	+1.216V	+0.937V
011	+1.047V	+1.124V	+0.885V
100	+0.996V	+1.065V	+0.830V
101	+0.952V	+0.994V	+0.789V
110	+0.913V	+0.977V	+0.752V
111	+0.876V	+0.917V	+0.719V

(Also A01Q)


MCP CORE REGULATOR
 SYNC_MASTER=MINGJING SYNC_DATE=06/24/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7631	A.0.0
SCALE	SHT	OF
NONE	51	71

1.8V S0 LDO




1.8V LDO Supply
 SYNC_MASTER= SYNC_DATE=
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT OF		
NONE	52 OF 71		

1V05 S5 POWER SUPPLY

supply for MCP1V05 AUX, FSB (CPU & MCP) VTT, 1V05 S0




1V05 S5 Power Supply
 SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		53	71

1.5V/0.75V POWER SUPPLY

State	PM_S4_STATE_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3Hot	LOW	LOW	0.0V	0.0V

$$V_{out} = 0.75V * (1 + R_a / R_b)$$



PWM FREQ. = 400 kHz
MAX CURRENT = 11A
(inductor limited)

1.5V/0.75V Supplies
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. A.0.0
	SCALE NONE	SHEET 54	OF 71


5V_S3 / 3V3_S5 POWER SUPPLY



One master PGOOD for both 5V and 3V3
 P5V3V3 PGOOD
 P5V3S5 EN
 P3V3S5 EN

5V / 3.3V Power Supply
 SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		55	71



POWER FETS
 SYNC_MASTER=YUAN.MA SYNC_DATE=02/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		57	71

PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz
 MAX CURRENT = 5.35A??
 (AC adapter limited?)

AMON PULLDOWN LOGIC




BATTERY CHARGING



PBUS Supply/Battery Charger
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		58	71




LCD + CAMERA CONNECTOR

MIC CONNECTOR

APN: 518S0536

LVDS, Camera Conn. and ALS Conn.
 SYNC_MASTER=GPU SYNC_DATE=06/23/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT		OF
NONE	59		71




```

17  =MCP_HDMI_TXC_P      == DP_ML_P<3>      MAKE_BASE=TRUE  61 67
17  =MCP_HDMI_TXC_N      == DP_ML_N<3>      MAKE_BASE=TRUE  61 67
17  =MCP_HDMI_TXD_P<0>   == DP_ML_P<2>      MAKE_BASE=TRUE  61 67
17  =MCP_HDMI_TXD_N<0>   == DP_ML_N<2>      MAKE_BASE=TRUE  61 67
17  =MCP_HDMI_TXD_P<1>   == DP_ML_P<1>      MAKE_BASE=TRUE  61 67
17  =MCP_HDMI_TXD_N<1>   == DP_ML_N<1>      MAKE_BASE=TRUE  61 67
67 61 60 17  DP_ML_P<0>    == DP_ML_P<0>      MAKE_BASE=TRUE  17 60 61 67
67 61 60 17  DP_ML_N<0>    == DP_ML_N<0>      MAKE_BASE=TRUE  17 60 61 67
61 60 17  DP_HPD          == DP_HPD          MAKE_BASE=TRUE  17 60 61
60 17  DP_IG_DDC_CLK      == DP_IG_DDC_CLK    MAKE_BASE=TRUE  17 60
60 17  DP_IG_DDC_DATA     == DP_IG_DDC_DATA   MAKE_BASE=TRUE  17 60
  
```

DISPLAYPORT SUPPORT
 SYNC_MASTER=NMARTIN SYNC_DATE=12/18/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT 60 OF 71		
NONE			



DisplayPort Connector

SYNC_MASTER=M98_MLB SYNC_DATE=01/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. A.0.0
	SCALE NONE	SHEET 61	OF 71



LCD Backlight Support

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. A.0.0
	SCALE NONE	SHT 63	OF 71

ADDITIONAL CPU VCORE HF DECOUPLING


40x 2.2uF 0402

70 50 11 10 7 6 PEVSCORE_S0_CPU


LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



Additional CPU/GPU Decoupling

SYNC_MASTER- SYNC_DATE-

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7631	A.0.0
SCALE	SHT	OF
NONE	64	71

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADTSB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB ADSTB L<1>
FSB_1X	FSB_50S	FSB_1X	FSB ADS L
FSB_BREQ0_L	FSB_50S	FSB_1X	FSB BREQ0 L
FSB_BREQ1_L	FSB_50S	FSB_1X	FSB BREQ1 L
FSB_1X	FSB_50S	FSB_1X	FSB BNR L
FSB_1X	FSB_50S	FSB_1X	FSB BPR L
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L
FSB_1X	FSB_50S	FSB_1X	FSB HIT L
FSB_1X	FSB_50S	FSB_1X	FSB HITM L
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>
CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGARNE L
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM THRMTRIP L
FSB_CPURST_L	CPU_50S	CPU_AGTL	FSB CPURST L
CPU_PRRM_SR	CPU_50S	CPU_AGTL	CPU DPRSLP L
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N
CPU_IERR_L	CPU_50S		CPU IERR L
PM_DPRSLPVR	CPU_50S	CPU_AGTL	PM DPRSLPVR
(See above)	CPU_50S	CPU_AGTL	IMVP6 DPRSLPVR
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L
	CPU_50S	CPU_8MIL	CPU VID<6..0>
	CPU_50S	CPU_8MIL	IMVP6 VID<6..0>
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN P
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN N

CPU/FSB Constraints

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	NONE	SHT	OF
		65	71

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	0.110 MM	=50_OHM_SE	=STANDARD	=STANDARD
MEM_50S_VDD	*	=50_OHM_SE	=50_OHM_SE	0.110 MM	=50_OHM_SE	=STANDARD	=STANDARD
MEM_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
MEM_90D_VDD	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=2.28:1_SPACING	?
MEM_CTRL2CTRL	*	=1.1:1_SPACING	?
MEM_CTRL2MEM	*	=2.28:1_SPACING	?
MEM_CMD2CMD	*	=1.1:1_SPACING	?
MEM_CMD2MEM	*	=2.28:1_SPACING	?
MEM_DATA2DATA	*	=1.1:1_SPACING	?
MEM_DATA2MEM	*	=2.28:1_SPACING	?
MEM_DQS2MEM	*	=2.28:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PPIV5_MEM	*	PWR_P2MM
MEM_CTRL	PPIV5_MEM	*	PWR_P2MM
MEM_DATA	PPIV5_MEM	*	PWR_P2MM
MEM_DQS	PPIV5_MEM	*	PWR_P2MM
MEM_CMD	PPIV5_MEM	*	PWR_P2MM

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_90D	MEM_CLK	MEM A CLK P<0>	14 27 28 33
MEM_A_CLK	MEM_90D	MEM_CLK	MEM A CLK N<0>	14 27 28 33
MEM_A_CTRL	MEM_50S	MEM_CTRL	MEM A CKE<1..0>	14 27 28 33
MEM_A_CTRL	MEM_50S	MEM_CTRL	MEM A CS L<1..0>	14 27 28 33
MEM_A_CTRL	MEM_50S	MEM_CTRL	MEM A ODT<1..0>	14 27 28 33
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A A<14..0>	14 27 28 33
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A BA<2..0>	14 27 28 33
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A RAS L	14 27 28 33
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A CAS L	14 27 28 33
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A WE L	14 27 28 33
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>	14 27
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>	14 27
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>	14 27
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>	14 27
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>	14 28
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>	14 28
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>	14 28
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>	14 28
MEM_A_DM_BYTE0	MEM_50S	MEM_DATA	MEM A DM<0>	14 27
MEM_A_DM_BYTE1	MEM_50S	MEM_DATA	MEM A DM<1>	14 27
MEM_A_DM_BYTE2	MEM_50S	MEM_DATA	MEM A DM<2>	14 27
MEM_A_DM_BYTE3	MEM_50S	MEM_DATA	MEM A DM<3>	14 27
MEM_A_DM_BYTE4	MEM_50S	MEM_DATA	MEM A DM<4>	14 28
MEM_A_DM_BYTE5	MEM_50S	MEM_DATA	MEM A DM<5>	14 28
MEM_A_DM_BYTE6	MEM_50S	MEM_DATA	MEM A DM<6>	14 28
MEM_A_DM_BYTE7	MEM_50S	MEM_DATA	MEM A DM<7>	14 28
MEM_A_DQS0	MEM_90D	MEM_DQS	MEM A DQS P<0>	14 27
MEM_A_DQS0	MEM_90D	MEM_DQS	MEM A DQS N<0>	14 27
MEM_A_DQS1	MEM_90D	MEM_DQS	MEM A DQS P<1>	14 27
MEM_A_DQS1	MEM_90D	MEM_DQS	MEM A DQS N<1>	14 27
MEM_A_DQS2	MEM_90D	MEM_DQS	MEM A DQS P<2>	14 27
MEM_A_DQS2	MEM_90D	MEM_DQS	MEM A DQS N<2>	14 27
MEM_A_DQS3	MEM_90D	MEM_DQS	MEM A DQS P<3>	14 27
MEM_A_DQS3	MEM_90D	MEM_DQS	MEM A DQS N<3>	14 27
MEM_A_DQS4	MEM_90D	MEM_DQS	MEM A DQS P<4>	14 28
MEM_A_DQS4	MEM_90D	MEM_DQS	MEM A DQS N<4>	14 28
MEM_A_DQS5	MEM_90D	MEM_DQS	MEM A DQS P<5>	14 28
MEM_A_DQS5	MEM_90D	MEM_DQS	MEM A DQS N<5>	14 28
MEM_A_DQS6	MEM_90D	MEM_DQS	MEM A DQS P<6>	14 28
MEM_A_DQS6	MEM_90D	MEM_DQS	MEM A DQS N<6>	14 28
MEM_A_DQS7	MEM_90D	MEM_DQS	MEM A DQS P<7>	14 28
MEM_A_DQS7	MEM_90D	MEM_DQS	MEM A DQS N<7>	14 28
MEM_B_CLK	MEM_90D	MEM_CLK	MEM B CLK P<0>	14 29 30 33
MEM_B_CLK	MEM_90D	MEM_CLK	MEM B CLK N<0>	14 29 30 33
MEM_B_CTRL	MEM_50S	MEM_CTRL	MEM B CKE<1..0>	14 29 30 33
MEM_B_CTRL	MEM_50S	MEM_CTRL	MEM B CS L<1..0>	14 29 30 33
MEM_B_CTRL	MEM_50S	MEM_CTRL	MEM B ODT<1..0>	14 29 30 33
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B A<14..0>	14 29 30 33
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B BA<2..0>	14 29 30 33
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B RAS L	14 29 30 33
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B CAS L	14 29 30 33
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B WE L	14 29 30 33
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>	14 29
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>	14 29
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>	14 29
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>	14 29
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>	14 30
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>	14 30
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>	14 30
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>	14 30
MEM_B_DM_BYTE0	MEM_50S	MEM_DATA	MEM B DM<0>	14 29
MEM_B_DM_BYTE1	MEM_50S	MEM_DATA	MEM B DM<1>	14 29
MEM_B_DM_BYTE2	MEM_50S	MEM_DATA	MEM B DM<2>	14 29
MEM_B_DM_BYTE3	MEM_50S	MEM_DATA	MEM B DM<3>	14 29
MEM_B_DM_BYTE4	MEM_50S	MEM_DATA	MEM B DM<4>	14 30
MEM_B_DM_BYTE5	MEM_50S	MEM_DATA	MEM B DM<5>	14 30
MEM_B_DM_BYTE6	MEM_50S	MEM_DATA	MEM B DM<6>	14 30
MEM_B_DM_BYTE7	MEM_50S	MEM_DATA	MEM B DM<7>	14 30
MEM_B_DQS0	MEM_90D	MEM_DQS	MEM B DQS P<0>	14 29
MEM_B_DQS0	MEM_90D	MEM_DQS	MEM B DQS N<0>	14 29
MEM_B_DQS1	MEM_90D	MEM_DQS	MEM B DQS P<1>	14 29
MEM_B_DQS1	MEM_90D	MEM_DQS	MEM B DQS N<1>	14 29
MEM_B_DQS2	MEM_90D	MEM_DQS	MEM B DQS P<2>	14 29
MEM_B_DQS2	MEM_90D	MEM_DQS	MEM B DQS N<2>	14 29
MEM_B_DQS3	MEM_90D	MEM_DQS	MEM B DQS P<3>	14 29
MEM_B_DQS3	MEM_90D	MEM_DQS	MEM B DQS N<3>	14 29
MEM_B_DQS4	MEM_90D	MEM_DQS	MEM B DQS P<4>	14 30
MEM_B_DQS4	MEM_90D	MEM_DQS	MEM B DQS N<4>	14 30
MEM_B_DQS5	MEM_90D	MEM_DQS	MEM B DQS P<5>	14 30
MEM_B_DQS5	MEM_90D	MEM_DQS	MEM B DQS N<5>	14 30
MEM_B_DQS6	MEM_90D	MEM_DQS	MEM B DQS P<6>	14 30
MEM_B_DQS6	MEM_90D	MEM_DQS	MEM B DQS N<6>	14 30
MEM_B_DQS7	MEM_90D	MEM_DQS	MEM B DQS P<7>	14 30
MEM_B_DQS7	MEM_90D	MEM_DQS	MEM B DQS N<7>	14 30
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	15
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	15
		MEM_RESET_L	MEM RESET L	30 27 28 29



Memory Constraints
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.
 DRAWING NUMBER: D 051-7631
 SCALE: NONE SHEET: 66 OF 71
 REV: A.0.0

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:
 - 37.5-ohm from MCP to first termination resistor.
 - 50-ohm from first to second termination resistor.
 - 75-ohm from output of three-pole filter to connector (if possible).
 R/G/B signals should be matched as close as possible and < 10 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SATA_100D_HDD	*	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PEG_R2D_P<15..0>	PCIE_90D	PCIE	PEG_R2D_P<15..0>
PEG_R2D_N<15..0>	PCIE_90D	PCIE	PEG_R2D_N<15..0>
PEG_R2D_C_P<15..0>	PCIE_90D	PCIE	PEG_R2D_C_P<15..0>
PEG_R2D_C_N<15..0>	PCIE_90D	PCIE	PEG_R2D_C_N<15..0>
PEG_D2R_P<15..0>	PCIE_90D	PCIE	PEG_D2R_P<15..0>
PEG_D2R_N<15..0>	PCIE_90D	PCIE	PEG_D2R_N<15..0>
PEG_D2R_C_P<15..0>	PCIE_90D	PCIE	PEG_D2R_C_P<15..0>
PEG_D2R_C_N<15..0>	PCIE_90D	PCIE	PEG_D2R_C_N<15..0>
PCIE_MINI_R2D_P	PCIE_90D	PCIE	PCIE_MINI_R2D_P
PCIE_MINI_R2D_N	PCIE_90D	PCIE	PCIE_MINI_R2D_N
PCIE_E_R2D_C_P	PCIE_90D	PCIE	PCIE_E_R2D_C_P
PCIE_E_R2D_C_N	PCIE_90D	PCIE	PCIE_E_R2D_C_N
PCIE_E_D2R_P	PCIE_90D	PCIE	PCIE_E_D2R_P
PCIE_E_D2R_N	PCIE_90D	PCIE	PCIE_E_D2R_N
PCIE_FW_R2D_P	PCIE_90D	PCIE	PCIE_FW_R2D_P
PCIE_FW_R2D_N	PCIE_90D	PCIE	PCIE_FW_R2D_N
PCIE_FW_R2D_C_P	PCIE_90D	PCIE	PCIE_FW_R2D_C_P
PCIE_FW_R2D_C_N	PCIE_90D	PCIE	PCIE_FW_R2D_C_N
PCIE_FW_D2R_P	PCIE_90D	PCIE	PCIE_FW_D2R_P
PCIE_FW_D2R_N	PCIE_90D	PCIE	PCIE_FW_D2R_N
PCIE_FW_D2R_C_P	PCIE_90D	PCIE	PCIE_FW_D2R_C_P
PCIE_FW_D2R_C_N	PCIE_90D	PCIE	PCIE_FW_D2R_C_N
PCIE_EXCARD_R2D_P	PCIE_90D	PCIE	PCIE_EXCARD_R2D_P
PCIE_EXCARD_R2D_N	PCIE_90D	PCIE	PCIE_EXCARD_R2D_N
PCIE_EXCARD_R2D_C_P	PCIE_90D	PCIE	PCIE_EXCARD_R2D_C_P
PCIE_EXCARD_R2D_C_N	PCIE_90D	PCIE	PCIE_EXCARD_R2D_C_N
PCIE_EXCARD_D2R_P	PCIE_90D	PCIE	PCIE_EXCARD_D2R_P
PCIE_EXCARD_D2R_N	PCIE_90D	PCIE	PCIE_EXCARD_D2R_N
PCIE_FC_R2D_P	PCIE_90D	PCIE	PCIE_FC_R2D_P
PCIE_FC_R2D_N	PCIE_90D	PCIE	PCIE_FC_R2D_N
PCIE_FC_R2D_C_P	PCIE_90D	PCIE	PCIE_FC_R2D_C_P
PCIE_FC_R2D_C_N	PCIE_90D	PCIE	PCIE_FC_R2D_C_N
PCIE_FC_D2R_P	PCIE_90D	PCIE	PCIE_FC_D2R_P
PCIE_FC_D2R_N	PCIE_90D	PCIE	PCIE_FC_D2R_N
TP_PEG_CLK100M_P	CLK_PCIE_100D	CLK_PCIE	TP_PEG_CLK100M_P
TP_PEG_CLK100M_N	CLK_PCIE_100D	CLK_PCIE	TP_PEG_CLK100M_N
PCIE_CLK100M_MINI_P	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P
PCIE_CLK100M_MINI_N	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N
PCIE_CLK100M_FC_P	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FC_P
PCIE_CLK100M_FC_N	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FC_N
PCIE_CLK100M_FW_P	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P
PCIE_CLK100M_FW_N	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N
PCIE_CLK100M_EXCARD_P	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_P
PCIE_CLK100M_EXCARD_N	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_N
MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP_PEX_COMP	MCP_PEX_CLK_COMP
TMDS_IG_TXC_P	DP_100D	DISPLAYPORT	TMDS_IG_TXC_P
TMDS_IG_TXC_N	DP_100D	DISPLAYPORT	TMDS_IG_TXC_N
TMDS_IG_TXD_P<2..0>	DP_100D	DISPLAYPORT	TMDS_IG_TXD_P<2..0>
TMDS_IG_TXD_N<2..0>	DP_100D	DISPLAYPORT	TMDS_IG_TXD_N<2..0>
DP_ML_C_P<3..0>	DP_100D	DISPLAYPORT	DP_ML_C_P<3..0>
DP_ML_C_N<3..0>	DP_100D	DISPLAYPORT	DP_ML_C_N<3..0>
DP_ML_F_P<3..0>	DP_100D	DISPLAYPORT	DP_ML_F_P<3..0>
DP_ML_F_N<3..0>	DP_100D	DISPLAYPORT	DP_ML_F_N<3..0>
DP_ML_P<3..0>	DP_100D	DISPLAYPORT	DP_ML_P<3..0>
DP_ML_N<3..0>	DP_100D	DISPLAYPORT	DP_ML_N<3..0>
DP_IG_AUX_CH_P	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_P
DP_IG_AUX_CH_N	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_N
DP_AUX_CH_C_P	DP_100D	DISPLAYPORT	DP_AUX_CH_C_P
DP_AUX_CH_C_N	DP_100D	DISPLAYPORT	DP_AUX_CH_C_N
DP_AUX_CH_SW_P	DP_100D	DISPLAYPORT	DP_AUX_CH_SW_P
DP_AUX_CH_SW_N	DP_100D	DISPLAYPORT	DP_AUX_CH_SW_N
MCP_HDMI_RSET	MCP_DV_COMP	MCP_DV_COMP	MCP_HDMI_RSET
MCP_HDMI_VPROBE	MCP_DV_COMP	MCP_DV_COMP	MCP_HDMI_VPROBE
LVDS_IG_A_CLK_F_P	LVDS_100D	LVDS	LVDS_IG_A_CLK_F_P
LVDS_IG_A_CLK_F_N	LVDS_100D	LVDS	LVDS_IG_A_CLK_F_N
LVDS_IG_A_CLK_P	LVDS_100D	LVDS	LVDS_IG_A_CLK_P
LVDS_IG_A_CLK_N	LVDS_100D	LVDS	LVDS_IG_A_CLK_N
LVDS_IG_A_DATA_F_P<2..0>	LVDS_100D	LVDS	LVDS_IG_A_DATA_F_P<2..0>
LVDS_IG_A_DATA_F_N<2..0>	LVDS_100D	LVDS	LVDS_IG_A_DATA_F_N<2..0>
LVDS_IG_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_IG_A_DATA_P<2..0>
LVDS_IG_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_IG_A_DATA_N<2..0>
NC_LVDS_IG_A_DATA_P3	LVDS_100D	LVDS	NC_LVDS_IG_A_DATA_P3
NC_LVDS_IG_A_DATA_N3	LVDS_100D	LVDS	NC_LVDS_IG_A_DATA_N3
NC_LVDS_IG_B_CLK_P	LVDS_100D	LVDS	NC_LVDS_IG_B_CLK_P
NC_LVDS_IG_B_CLK_N	LVDS_100D	LVDS	NC_LVDS_IG_B_CLK_N
LVDS_IG_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_IG_B_DATA_P<2..0>
LVDS_IG_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_IG_B_DATA_N<2..0>
LVDS_IG_B_DATA_P<3>	LVDS_100D	LVDS	LVDS_IG_B_DATA_P<3>
LVDS_IG_B_DATA_N<3>	LVDS_100D	LVDS	LVDS_IG_B_DATA_N<3>
MCP_IFPAB_RSET	MCP_DV_COMP	MCP_DV_COMP	MCP_IFPAB_RSET
MCP_IFPAB_VPROBE	MCP_DV_COMP	MCP_DV_COMP	MCP_IFPAB_VPROBE
SATA_HDD_R2D_C_P	SATA_100D_HDD	SATA	SATA_HDD_R2D_C_P
SATA_HDD_R2D_C_N	SATA_100D_HDD	SATA	SATA_HDD_R2D_C_N
SATA_HDD_R2D_P	SATA_100D_HDD	SATA	SATA_HDD_R2D_P
SATA_HDD_R2D_N	SATA_100D_HDD	SATA	SATA_HDD_R2D_N
SATA_HDD_R2D_UF_P	SATA_100D_HDD	SATA	SATA_HDD_R2D_UF_P
SATA_HDD_R2D_UF_N	SATA_100D_HDD	SATA	SATA_HDD_R2D_UF_N
SATA_HDD_D2R_P	SATA_100D_HDD	SATA	SATA_HDD_D2R_P
SATA_HDD_D2R_N	SATA_100D_HDD	SATA	SATA_HDD_D2R_N
SATA_HDD_D2R_C_P	SATA_100D_HDD	SATA	SATA_HDD_D2R_C_P
SATA_HDD_D2R_C_N	SATA_100D_HDD	SATA	SATA_HDD_D2R_C_N
SATA_HDD_D2R_UF_P	SATA_100D_HDD	SATA	SATA_HDD_D2R_UF_P
SATA_HDD_D2R_UF_N	SATA_100D_HDD	SATA	SATA_HDD_D2R_UF_N
MCP_SATA_TERM	SATA_TERM	SATA_TERM	MCP_SATA_TERM

MCP Constraints 1

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: DRAWING NUMBER: REV. D 051-7631 A.0.0

SCALE: NONE SHEET 67 OF 71

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
MCP_DEBUG	SPT_55S	SPT	MCP_DEBUG<7..0>	6 12 18
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>	
PCI_AD24	PCI_55S	PCI	PCI_AD<24>	
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>	
PCI_AD	PCI_55S	PCI	PCI_PAR	
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	
PCI_CNTR	PCI_55S	PCI	PCI_IRDY_L	
PCI_CNTR	PCI_55S	PCI	PCI_DEVSEL_L	
PCI_CNTR	PCI_55S	PCI	PCI_PERR_L	
PCI_CNTR	PCI_55S	PCI	PCI_SERR_L	
PCI_CNTR	PCI_55S	PCI	PCI_STOP_L	
PCI_CNTR	PCI_55S	PCI	PCI_TRDY_L	
PCI_CNTR	PCI_55S	PCI	PCI_FRAME_L	
PCI_REG0_I	PCI_55S	PCI	PCI_REG0_I	18
PCI_REG0_I	PCI_55S	PCI	PCI_GNT0_L	
PCI_REG0_I	PCI_55S	PCI	PCI_REG0_L	18
PCI_GNT1_I	PCI_55S	PCI	PCI_GNT1_L	
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L	
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L	
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L	
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L	
PCI_CLK33M	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP_R	18
PCI_CLK33M	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP	18
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>	18 39 41
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	18 39 41
LPC_RESET_I	LPC_55S	LPC	LPC_RESET_L	18 24
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC_R	18 24
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC	24 39
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPLUS	24 41
USB_EXTN	USB_90D	USB	USB_EXTN_P	8 19 37
USB_EXTN	USB_90D	USB	USB_EXTN_N	8 19 37
USB_EXTN	USB_90D	USB	USB_EXTN_MUXED_P	37
USB_EXTN	USB_90D	USB	USB_EXTN_MUXED_N	37
USB_EXTN	USB_90D	USB	CONN_USB_EXTN_P	
USB_EXTN	USB_90D	USB	CONN_USB_EXTN_N	
USB_MINI	USB_90D	USB	USB_MINI_P	8 19
USB_MINI	USB_90D	USB	TP_USB_MINI_N	8 19
USB_EXTD	USB_90D	USB	TP_USB_EXTD_P	8 19
USB_EXTD	USB_90D	USB	TP_USB_EXTD_N	8 19
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	8 19 59
USB_CAMERA	USB_90D	USB	USB_CAMERA_N	8 19 59
USB_CAMERA	USB_90D	USB	USB_CAMERA_CONN_P	
USB_CAMERA	USB_90D	USB	USB_CAMERA_CONN_N	
USB_BT	USB_90D	USB	USB_BT_P	8 19 34
USB_BT	USB_90D	USB	USB_BT_N	8 19 34
USB_BT	USB_90D	USB	CONN_USB2_BT_P	
USB_BT	USB_90D	USB	CONN_USB2_BT_N	
USB_TP	USB_90D	USB	USB_TP	6 8 19 38
USB_TP	USB_90D	USB	USB_TP_N	6 8 19 38
USB_TP	USB_90D	USB	CONN_TP_USB_P	
USB_TP	USB_90D	USB	CONN_TP_USB_N	
USB_IR	USB_90D	USB	USB_IR_P	6 8 19 38
USB_IR	USB_90D	USB	USB_IR_N	6 8 19 38
USB_EXTB	USB_90D	USB	TP_USB_EXTB_P	8 19
USB_EXTB	USB_90D	USB	TP_USB_EXTB_N	8 19
USB_EXTB	USB_90D	USB	CONN_USB_EXTB_P	
USB_EXTB	USB_90D	USB	CONN_USB_EXTB_N	
USB_EXCARD	USB_90D	USB	USB_EXCARD_P	8
USB_EXCARD	USB_90D	USB	TP_USB_EXCARD_N	8
USB_EXTC	USB_90D	USB	TP_USB_EXTC_P	8
USB_EXTC	USB_90D	USB	TP_USB_EXTC_N	8
MCP_USB_BIAS	MCP_USB_BIAS		MCP_USB_BIAS_GND	19
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK	6 12 20 42
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA	6 12 20 42
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK	20 42
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA	20 42
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	6 20 35
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK_R	20
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	6 20 35
HDA_SYNC	HDA_55S	HDA	HDA_SYNC_R	20
HDA_RST_I	HDA_55S	HDA	HDA_RST_R_L	20 35
HDA_RST_I	HDA_55S	HDA	HDA_RST_L	20 35
HDA_SDIN	HDA_55S	HDA	HDA_SDIN	6 20 35
HDA_SDIN	HDA_55S	HDA	HDA_SDIN_CODEC	
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	6 20 35
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT_R	20
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP_HDA_PULLDN_COMP	20
CLK_SLOW_55S	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	20 24
CLK_SLOW_55S	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	24 39
SPT_CLK	SPT_55S	SPT	SPT_CLK_R	20 41
SPT_CLK	SPT_55S	SPT	SPT_CLK	48
SPT_MOSI	SPT_55S	SPT	SPT_MOSI_R	20 41
SPT_MOSI	SPT_55S	SPT	SPT_MOSI	48
SPT_MISO	SPT_55S	SPT	SPT_MISO	20 41
SPT_MISO	SPT_55S	SPT	SPT_MISO_R	48
SPT_CS0	SPT_55S	SPT	SPT_CS0_R_L	20 41
SPT_CS0	SPT_55S	SPT	SPT_CS0_L	20 41
SPT_CLK_MUX	SPT_55S	SPT	SPT_CLK_MUX	41 48
SPT_MOSI_MUX	SPT_55S	SPT	SPT_MOSI_MUX	41 48
SPT_MISO_MUX	SPT_55S	SPT	SPT_MISO_MUX	41 48
SPT_MLB_CS_L	SPT_55S	SPT	SPT_MLB_CS_L	41 48

MCP Constraints 2

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7631	A.0.0
	SHT	OF	
	NONE	68	71

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB 55G	SMB	SMBUS_SMC_A_S3_SCL	6 34 38 39 42
SMBUS_SMC_A_S3_SDA	SMB 55G	SMB	SMBUS_SMC_A_S3_SDA	6 34 38 39 42
SMBUS_SMC_B_S0_SCL	SMB 55G	SMB	SMBUS_SMC_B_S0_SCL	39 42 45
SMBUS_SMC_B_S0_SDA	SMB 55G	SMB	SMBUS_SMC_B_S0_SDA	39 42 45
SMBUS_SMC_O_S0_SCL	SMB 55G	SMB	SMBUS_SMC_O_S0_SCL	39 42 45
SMBUS_SMC_O_S0_SDA	SMB 55G	SMB	SMBUS_SMC_O_S0_SDA	39 42 45
SMBUS_SMC_BSA_SCL	SMB 55G	SMB	SMBUS_SMC_BSA_SCL	6 39 42 49 58
SMBUS_SMC_BSA_SDA	SMB 55G	SMB	SMBUS_SMC_BSA_SDA	6 39 42 49 58
SMBUS_SMC_MGMT_SCL	SMB 55G	SMB	SMBUS_SMC_MGMT_SCL	6 25 39 42 59
SMBUS_SMC_MGMT_SDA	SMB 55G	SMB	SMBUS_SMC_MGMT_SDA	6 25 39 42 59

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	
	1TO1_DIFFPAIR		CHGR_CSI_N	
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	
	1TO1_DIFFPAIR		CHGR_CSO_N	

D

D

C

C

B

B

A

A


SMC Constraints

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHT	OF	
NONE	69	71	

8

7

6


5

4

3

2

1



SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR	*	=STANDARD	?
BUS2PWR_GND	*	0.228 MM	?

M96 Power and Ground Nets

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	A.0.0
SCALE	SHEET		OF
NONE	70		71

M96 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13, BOTTOM				NO_TYPE, BGA_P1MM			MM	15.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
DEFAULT	*	Y	=50_OHM_SE	0.200 MM	30 MM	0 MM	0 MM	
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
55_OHM_SE	TOP, BOTTOM	Y	0.210 MM	0.200 MM				
55_OHM_SE	ISL2, ISL13	Y	0.075 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD	
55_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
50_OHM_SE	TOP, BOTTOM	Y	0.250 MM	0.200 MM				
50_OHM_SE	ISL2, ISL13	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD	
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
40_OHM_SE	TOP, BOTTOM	Y	0.350 MM	0.200 MM				
40_OHM_SE	ISL2, ISL13	Y	0.122 MM	0.122 MM	=STANDARD	=STANDARD	=STANDARD	
40_OHM_SE	*	Y	0.110 MM	0.110 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
27F4_OHM_SE	TOP, BOTTOM	Y	0.215 MM	0.200 MM				
27F4_OHM_SE	*	Y	0.215 MM	0.215 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
70_OHM_DIFF	ISL2, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13	Y	0.132 MM	0.132 MM		0.200 MM	0.200 MM	
70_OHM_DIFF	TOP, BOTTOM	Y	0.180 MM	0.180 MM		0.150 MM	0.150 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
90_OHM_DIFF	ISL2, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM	
90_OHM_DIFF	TOP, BOTTOM	Y	0.205 MM	0.200 MM		0.160 MM	0.160 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
100_OHM_DIFF	ISL2, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM	
100_OHM_DIFF	TOP, BOTTOM	Y	0.179 MM	0.179 MM		0.200 MM	0.200 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
100_OHM_DIFF_HDD	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
100_OHM_DIFF_HDD	ISL2, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM	
100_OHM_DIFF_HDD	TOP, BOTTOM	Y	0.179 MM	0.179 MM		0.200 MM	0.200 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
40_OHM_SE_MEM	TOP, BOTTOM	Y	0.170 MM	0.110 MM	10 MM			
40_OHM_SE_MEM	ISL2, ISL13	Y	0.122 MM	0.066 MM	170 MM	=STANDARD	=STANDARD	
40_OHM_SE_MEM	*	Y	0.110 MM	0.066 MM	170 MM	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
4:1_SPACING	*	0.4 MM	?
2.28:1_SPACING	*	0.228 MM	?
1.1:1_SPACING	*	0.110 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.230 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.345 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.460 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.575 MM	?
2X_DIELECTRIC	ISL2, ISL13	0.110 MM	?
3X_DIELECTRIC	ISL2, ISL13	0.165 MM	?
4X_DIELECTRIC	ISL2, ISL13	0.220 MM	?
5X_DIELECTRIC	ISL2, ISL13	0.275 MM	?
2X_DIELECTRIC	*	0.120 MM	?
3X_DIELECTRIC	*	0.180 MM	?
4X_DIELECTRIC	*	0.240 MM	?
5X_DIELECTRIC	*	0.300 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V5_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_STATIC		=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_LPC	*	BGA_P1MM	BGA_P2MM
CLK_PCI	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_SLOW	*	BGA_P1MM	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_50s	BGA_P1MM	STANDARD

M96 RULE DEFINITIONS

SYNC_MASTER=M97 SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7631 A.0.0

SCALE NONE SHIT OF 71 71