

M97 MLB SCHEMATIC

08/27/2008

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

| REV | ZONE | ECN | DESCRIPTION OF CHANGE | CK APPD | ENG APPD |
|-----|------|--------|-----------------------|----------|----------|
| A | | 625211 | PRODUCTION RELEASED | | |
| | | | | DATE | DATE |
| | | | | 08/29/08 | ? |


| Page | Contents | Sync | Date |
|------|----------------------------|---------|------------|
| 1 | Table of Contents | T17_MLB | 08/22/2007 |
| 2 | System Block Diagram | T18_MLB | 12/12/2007 |
| 3 | Power Block Diagram | DRAGON | 03/13/2008 |
| 4 | BOM Configuration | M97_MLB | |
| 5 | Revision History | M97_MLB | 04/04/2008 |
| 6 | JTAG Scan Chain | BEN | |
| 7 | FUNC TEST | M97_MLB | |
| 8 | Power Aliases | BEN | 04/21/2008 |
| 9 | SIGNAL ALIAS | M97_MLB | |
| 10 | CPU FSB | T18_MLB | 12/12/2007 |
| 11 | CPU Power & Ground | T18_MLB | 12/12/2007 |
| 12 | CPU Decoupling | RAYMOND | 03/31/2008 |
| 13 | eXtended Debug Port (XDP) | T18_MLB | 12/12/2007 |
| 14 | MCP CPU Interface | T18_MLB | 04/04/2008 |
| 15 | MCP Memory Interface | T18_MLB | 04/04/2008 |
| 16 | MCP Memory Misc | T18_MLB | 04/04/2008 |
| 17 | MCP PCIe Interfaces | T18_MLB | 04/04/2008 |
| 18 | MCP Ethernet & Graphics | T18_MLB | 04/04/2008 |
| 19 | MCP PCI & LPC | T18_MLB | 04/04/2008 |
| 20 | MCP SATA & USB | T18_MLB | 04/04/2008 |
| 21 | MCP HDA & MISC | T18_MLB | 06/26/2008 |
| 22 | MCP Power & Ground | T18_MLB | 04/04/2008 |
| 23 | MCP79 A01 Silicon Support | T18_MLB | 03/08/2008 |
| 24 | MCP Standard Decoupling | T18_MLB | 04/04/2008 |
| 25 | MCP Graphics Support | T18_MLB | 12/12/2007 |
| 26 | SB Misc | RAYMOND | 04/05/2008 |
| 27 | FSB/DDR3 Vref Margining | BEN | 03/31/2008 |
| 28 | DDR3 SO-DIMM Connector A | BEN | 06/30/2008 |
| 29 | DDR3 SO-DIMM Connector B | BEN | 05/09/2008 |
| 30 | DDR3 Support | T18_MLB | 04/04/2008 |
| 31 | Right Clutch Connector | YITE | 04/22/2008 |
| 32 | VENICE CONNECTOR | YITE | 03/13/2008 |
| 33 | Ethernet PHY (RTL8211CL) | SUMA | 05/23/2008 |
| 34 | Ethernet & AirPort Support | SUMA | 07/01/2008 |
| 35 | ETHERNET CONNECTOR | SUMA | 04/04/2008 |

| Page | Contents | Sync | Date |
|------|-----------------------------|------------|------------|
| 36 | SATA Connectors | CHANGZHANG | 04/14/2008 |
| 37 | External USB Connectors | YUAN_MA | 01/18/2008 |
| 38 | Front Flex Support | YUAN_MA | 05/28/2008 |
| 39 | SMC | T18_MLB | 06/26/2008 |
| 40 | SMC Support | YUAN_MA | 05/28/2008 |
| 41 | LPC+SPI Debug Connector | CHANGZHANG | 05/09/2008 |
| 42 | M97 SMBUS CONNECTIONS | BEN | 04/21/2008 |
| 43 | VOLTAGE SENSING | YUNMU | 02/04/2008 |
| 44 | Current Sensing | YUNMU | 04/07/2008 |
| 45 | Thermal Sensors | YUNMU | 03/20/2008 |
| 46 | Fan | CHANGZHANG | 01/18/2008 |
| 47 | WELLSPRING 1 | YUAN_MA | 04/22/2008 |
| 48 | WELLSPRING 2 | YUAN_MA | 05/09/2008 |
| 49 | SMS | YUNMU | 06/26/2008 |
| 50 | SPI ROM | CHANGZHANG | 05/02/2008 |
| 51 | AUDIO: CODEC | AUDIO | 07/01/2008 |
| 52 | AUDIO: MIKEY | AUDIO | 07/03/2008 |
| 53 | AUDIO: SPEAKER AMP | AUDIO | 07/01/2008 |
| 54 | AUDIO: JACK | AUDIO | 07/01/2008 |
| 55 | AUDIO: JACK TRANSLATORS | AUDIO | 07/01/2008 |
| 56 | DC-In & Battery Connectors | JACK | 03/13/2008 |
| 57 | PBUS Supply/Battery Charger | RAYMOND | 01/31/2008 |
| 58 | 5V/3.3V SUPPLY | RAYMOND | 02/08/2008 |
| 59 | 1.5V/0.75V DDR3 SUPPLY | RAYMOND | 01/31/2008 |
| 60 | IMVP6 CPU VCore Regulator | RAYMOND | 01/31/2008 |
| 61 | MCP VCore REGULATOR | RAYMOND | 02/08/2008 |
| 62 | CPU VTT(1.05V) SUPPLY | RAYMOND | 01/23/2008 |
| 63 | MISC POWER SUPPLIES | RAYMOND | 01/23/2008 |
| 64 | POWER SEQUENCING | YUAN_MA | 04/22/2008 |
| 65 | POWER FETS | YUAN_MA | 04/04/2008 |
| 66 | LVDS CONNECTOR | NMARTIN | 04/04/2008 |
| 67 | DISPLAYPORT SUPPORT | AMASON | 04/18/2008 |
| 68 | DisplayPort Connector | AMASON | 06/30/2008 |
| 69 | LCD BACKLIGHT DRIVER | YITE | 08/12/2008 |
| 70 | LCD Backlight Support | YITE | 06/30/2008 |


| Page | Contents | Sync | Date |
|------|-------------------------|---------|------------|
| 71 | CPU/FSB Constraints | T18_MLB | 01/04/2008 |
| 72 | Memory Constraints | T18_MLB | 01/04/2008 |
| 73 | MCP Constraints 1 | T18_MLB | 01/04/2008 |
| 74 | MCP Constraints 2 | T18_MLB | 12/14/2007 |
| 75 | Ethernet Constraints | T18_MLB | 03/19/2008 |
| 76 | SMC Constraints | T18_MLB | 01/04/2008 |
| 77 | M97 SPECIAL CONSTRAINTS | M97_MLB | |
| 78 | M97 RULE DEFINITIONS | M97_MLB | |

Schematic / PCB #'s

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------|---------------|----------|------------|
| 051-7537 | 1 | SCHEM,MLB,M97 | SCH | CRITICAL | |
| 820-2327 | 1 | PCBF,MLB,M97 | PCB | CRITICAL | |

| | | | | | |
|--|-------|-------------------------------------|-----------|--|----------------|
| DIMENSIONS ARE IN MILLIMETERS | | METRIC | | APPLE INC. | |
| XX : | _____ | DRAPTER | DESIGN CK | NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |
| X.XX : | _____ | ENG APPD | MFG APPD | | |
| X.XXX : | _____ | QA APPD | DESIGNER | | |
| ANGLES : | _____ | RELEASE | SCALE | | |
| DO NOT SCALE DRAWING | | NONE | | TITLE | |
|  THIRD ANGLE PROJECTION | | MATERIAL/FINISH NOTED AS APPLICABLE | | SIZE D | DRAWING NUMBER |
| | | | | 051-7537 | REV. A |
| | | | | SHT 1 OF 109 | |

www.laptop-schematics.com




System Block Diagram
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------------------|----------------------------|-----------|
| APPLE INC. | SIZE D | DRAWING NUMBER 051-7537 | REV. A |
| | SCALE NONE | SHEET 2 | OF 109 |

www.laptop-schematics.com

M97 POWER SYSTEM ARCHITECTURE



BOM Variants

| BOM NUMBER | BOM NAME | BOM OPTIONS |
|------------|---------------------|-------------------------------|
| 630-9554 | PCBA,MLB,BETTER,M97 | M97_COMMON,CPU_2_0GHZ,EEE_2KA |
| 630-9314 | PCBA,MLB,BEST,M97 | M97_COMMON,CPU_2_4GHZ,EEE_1DJ |

Bar Code Labels / EEE #'s

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------------|---------------|----------|------------|
| 826-4393 | 1 | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEE:2K9] | CRITICAL | EEE_2K9 |
| 826-4393 | 1 | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEE:2KA] | CRITICAL | EEE_2KA |
| 826-4393 | 1 | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEE:1DJ] | CRITICAL | EEE_1DJ |

BOM Groups

| BOM GROUP | BOM OPTIONS |
|----------------|--|
| M97_COMMON | COMMON,ALTERNATE,M97_MCP,M97_MISC,M97_DEBUG_PVT,M97_PROGPARTS |
| M97_MCP | MCP_B02,MCP_PROD,MEMRESET_HW,MEMRESET_MCP,BOOT_MODE_USER,MCPSEQ_SMC,MCP_CS1_NO |
| M97_MISC | ONewire_PU,BKLT_PLL_NOT,DP_ESD,ENG_BMON,MIKEY |
| M97_PROGPARTS | BOOTROM_PROG,SMC_PROG,IR_PROG,WELLSPRING_PROG |
| M97_DEBUG_ENG | SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS,VREFMRGN,TFAD_DEBUG |
| M97_DEBUG_PVT | SMC_DEBUG_YES,XDP,LPCPLUS,NO_VREFMRGN |
| M97_DEBUG_PROD | SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN |

Module Parts

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|----------------|
| 337S3622 | 1 | PDC,QJGL,QS,2.0,25W,1066,MO,3M,BGA | U1000 | CRITICAL | CPU_2_0GHZ_QS |
| 337S3624 | 1 | PDC,QDYD,QS,2.26,25W,1066,MO,3M,BGA | U1000 | CRITICAL | CPU_2_26GHZ_QS |
| 337S3625 | 1 | PDC,QDVJ,QS,2.4,25W,1066,MO,3M,BGA | U1000 | CRITICAL | CPU_2_4GHZ_QS |
| 337S3646 | 1 | PDC,SLGRK,FRQ,2.0,25W,1066,MO,3M,BGA | U1000 | CRITICAL | CPU_2_0GHZ |
| 337S3653 | 1 | PDC,SLBU,FRQ,2.26,25W,1066,MO,3M,BGA | U1000 | CRITICAL | CPU_2_26GHZ |
| 337S3639 | 1 | PDC,SLBN,FRQ,2.4,25W,1066,MO,3M,BGA | U1000 | CRITICAL | CPU_2_4GHZ |
| 338S0540 | 1 | IC,GMCP,MCP79,35X35MM,BGA1437,A01 | U1400 | CRITICAL | MCP_A01 |
| 338S0591 | 1 | IC,GMCP,MCP79,35X35MM,BGA1437,A01P | U1400 | CRITICAL | MCP_A01P |
| 338S0603 | 1 | IC,GMCP,MCP79,35X35MM,BGA1437,A01Q | U1400 | CRITICAL | MCP_A01Q |
| 338S0600 | 1 | IC,GMCP,MCP79,35X35MM,BGA1437,B01 | U1400 | CRITICAL | MCP_B01 |
| 338S0635 | 1 | IC,GMCP,MCP79,35X35MM,BGA1437,B02 | U1400 | CRITICAL | MCP_B02 |
| 338S0570 | 1 | IC,RTL8211CL,GIGE TRANSCEIVER,48P,TOFP | U3700 | CRITICAL | |


Programmable Parts

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------------------------|---------------|----------|------------------|
| 338S0563 | 1 | IC,SMC,H88/2117,9X9MM,TLP,HP | U4900 | CRITICAL | SMC_BLANK |
| 341S2287 | 1 | IC,SMC,M97 | U4900 | CRITICAL | SMC_PROG |
| 335S0610 | 1 | IC,FLASH,SP1,32MBIT,3.3V,86MHZ,8-SOP | U6100 | CRITICAL | BOOTROM_BLANK |
| 341S2285 | 1 | IC,PRGRM,EFI,BOOTROM,UNLOCK,M97 | U6100 | CRITICAL | BOOTROM_PROG |
| 338S0375 | 1 | IC,CY7C63833,ENCORE II,USB CONTROLLER | U4800 | CRITICAL | IR_BLANK |
| 341S2093 | 1 | IC,IR CONTROLLER,M97 | U4800 | CRITICAL | IR_PROG |
| 337S2983 | 1 | IC,PSOC+ W/ USB,56 PIN,MLP,CY8C24794 | U5701 | CRITICAL | WELLSPRING_BLANK |
| 341S2348 | 1 | IC,WELLSPRING CONTROLLER,M97 | U5701 | CRITICAL | WELLSPRING_PROG |

Alternate Parts

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|--------------------------|
| 152S0778 | 152S0693 | | ALL | CYTEC AS ALTERNATE |
| 152S0796 | 152S0685 | | ALL | CYTEC AS ALTERNATE |
| 152S0694 | 152S0138 | | ALL | MAGLAYERS AS ALTERNATE |
| 157S0058 | 157S0055 | | ALL | DELTA AS ALTERNATE |
| 104S0018 | 104S0023 | | ALL | DALE/VISHAY AS ALTERNATE |
| 128S0093 | 128S0218 | | ALL | KEMET AS ALTERNATE |
| 152S0874 | 152S0516 | | ALL | MAGLAYERS AS ALTERNATE |
| 152S0847 | 152S0586 | | ALL | MAGLAYERS AS ALTERNATE |
| 514-0612 | 514-0607 | | ALL | FOXLINK AS ALTERNATE |
| 514-0613 | 514-0608 | | ALL | FOXLINK AS ALTERNATE |

M97 BOARD STACK-UP



BOM Configuration
 SYNC_MASTER=M97_MLB
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | | OF |
| NONE | 4 | | 109 |

8

7

6

5

4

3

2

1

Revision History

D

D

C

C

B

B

A

A

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Preliminary

www.laptop-schematics.com


A

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|--|------|----------------|------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | |
| NONE | 5 | 109 | |

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6


5

4

3

2

1



1.05V TO 3.3V LEVEL TRANSLATOR (M97: ON ICT FIXTURE)

From XDP connector

U1000 CPU

To XDP connector and/or level translator

From XDP connector or via level translator

U1400 MCP

XDP connector

XDP connector

JTAG Scan Chain
 SYNC_MASTER=BEN SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|-------|------|----------------|------|
| | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 6 | | |

www.laptop-schematics.com

Functional Test Points

8 7 6 5 4 3 2 1

Fan Connectors

TRUE PP5VRT_S0 (NEED 3 TP)
 TRUE FAN_RT_PWM
 TRUE FAN_RT_TACH
 (NEED TO ADD 3 GND TP)

MIC FUNC_TEST

TRUE MIC_HI_CONN
 TRUE MIC_LO_CONN
 TRUE MIC_SHLD_CONN

SPEAKER FUNC_TEST

TRUE SPKRAMP_L_N_OUT
 TRUE SPKRAMP_L_P_OUT
 TRUE SPKRAMP_R_N_OUT
 TRUE SPKRAMP_R_P_OUT
 TRUE SPKRAMP_SUB_N_OUT
 TRUE SPKRAMP_SUB_P_OUT

THERMAL FUNC_TEST

TRUE MCPTHMSNS_D2_P
 TRUE MCPTHMSNS_D2_N

LVDS FUNC_TEST

TRUE PP3V3_LCDVDD_SW_F
 TRUE PP3V3_S0_LCD_F
 TRUE PPVOUT_S0_LCDBKLT
 TRUE LVDS_IG_DDC_CLK
 TRUE LVDS_IG_DDC_DATA
 TRUE LVDS_IG_A_DATA_N<0>
 TRUE LVDS_IG_A_DATA_P<0>
 TRUE LVDS_IG_A_DATA_N<1>
 TRUE LVDS_IG_A_DATA_P<1>
 TRUE LVDS_IG_A_DATA_N<2>
 TRUE LVDS_IG_A_DATA_P<2>
 TRUE LVDS_IG_A_CLK_F_N
 TRUE LVDS_IG_A_CLK_F_P
 TRUE LED_RETURN_1
 TRUE LED_RETURN_2
 TRUE LED_RETURN_3
 TRUE LED_RETURN_4
 TRUE LED_RETURN_5
 TRUE LED_RETURN_6
 (NEED TO ADD 5 GND TP)

SATA ODD CONN

TRUE PP5V_SW_ODD (NEED 4 TP)
 TRUE SMC_ODD_DETECT
 TRUE SATA_ODD_D2R_C_P
 TRUE SATA_ODD_D2R_C_N
 TRUE SATA_ODD_R2D_P
 TRUE SATA_ODD_R2D_N
 (NEED TO ADD 4 GND TP)

DC POWER CONN

TRUE PP18V5_DCIN_FUSE (NEED 3 TP)
 TRUE ADAPTER_SENSE
 (NEED TO ADD 4 GND TP)

BATT POWER CONN

TRUE PPVBAT_G3H_CONN_F (NEED 3 TP)
 TRUE GND_BATT_CONN (NEED 3 TP)
 TRUE SMBUS_SMC_BSA_SCL
 TRUE SMBUS_SMC_BSA_SCL
 TRUE SMC_BS_ALERT_L

BATT SIGNAL CONN

TRUE PP3V42_G3H (NEED 3 TP)
 TRUE SMBUS_SMC_BSA_SCL
 TRUE SMBUS_SMC_BSA_SCL
 TRUE SMC_BIL_BUTTON_DB_L
 (NEED TO ADD 3 GND TP)

FRONT FLEX CONN

TRUE PP3V42_G3H_LIDSWITCH_R
 TRUE PP5V_S3_IR_R
 TRUE IR_RX_OUT
 TRUE SMC_LID_R
 TRUE SYS_LED_ANODE_R
 (NEED TO ADD 2 GND TP)

RIGHT CLUTCH CONN

TRUE PP5V_S3_BT_CAMERA_F
 TRUE PCIE_MINI_D2R_P
 TRUE PCIE_MINI_D2R_N
 TRUE PCIE_MINI_R2D_P
 TRUE PCIE_MINI_R2D_N
 TRUE PCIE_CLK100M_MINI_CONN_P
 TRUE PCIE_CLK100M_MINI_CONN_N
 TRUE USB_CAMERA_CONN_P
 TRUE USB_CAMERA_CONN_N
 TRUE PP5V_WLAN
 TRUE PCIE_WAKE_L
 TRUE SMBUS_SMC_A_S3_SCL
 TRUE SMBUS_SMC_A_S3_SDA
 TRUE CONN_USB2_BT_P
 TRUE CONN_USB2_BT_N
 TRUE MINI_CLKREQ_O_L
 TRUE MINI_RESET_CONN_L
 (NEED TO ADD 3 GND TP)

SATA HDD CONN

TRUE PP5V_S0_HDD_FLT (NEED 4 TP)
 TRUE SATA_HDD_R2D_P
 TRUE SATA_HDD_R2D_N
 TRUE SATA_HDD_D2R_C_P
 TRUE SATA_HDD_D2R_C_N
 TRUE SATA_ODD_R2D_N
 (NEED TO ADD 4 GND TP)

IPD_FLEX_CONN

TRUE PP3V3_S3_LDO
 TRUE PP18V5_S3
 TRUE TPAD_GND_F
 TRUE Z2_CS_L
 TRUE Z2_DEBUG3
 TRUE Z2_MOSI
 TRUE Z2_MISO
 TRUE Z2_SCLK
 TRUE Z2_BOOST_EN
 TRUE Z2_HOST_INTN
 TRUE Z2_BOOT_CFG1
 TRUE Z2_CLKIN
 TRUE Z2_KEY_ACT_L
 TRUE Z2_RESET
 TRUE PSOC_MISO
 TRUE PSOC_MOSI
 TRUE PSOC_SCLK
 TRUE SMBUS_SMC_A_S3_SDA
 TRUE SMBUS_SMC_A_S3_SCL
 TRUE PSOC_F_CS_L
 TRUE PICKB_L

KEYBOARD CONN

TRUE PP3V3_S3
 TRUE PP3V42_G3H
 TRUE WS_KBD1
 TRUE WS_KBD2
 TRUE WS_KBD3
 TRUE WS_KBD4
 TRUE WS_KBD5
 TRUE WS_KBD6
 TRUE WS_KBD7
 TRUE WS_KBD8
 TRUE WS_KBD9
 TRUE WS_KBD10
 TRUE WS_KBD11
 TRUE WS_KBD12
 TRUE WS_KBD13
 TRUE WS_KBD14
 TRUE WS_KBD15_CAP
 TRUE WS_KBD16_NUM
 TRUE WS_KBD17
 TRUE WS_KBD18
 TRUE WS_KBD19
 TRUE WS_KBD20
 TRUE WS_KBD21
 TRUE WS_KBD22
 TRUE WS_KBD23
 TRUE WS_KBD_ONOFF_L
 TRUE WS_LEFT_SHIFT_KBD
 TRUE WS_LEFT_OPTION_KBD
 TRUE WS_CONTROL_KBD
 (NEED TO ADD 1 GND TP)

KBD BACKLIGHT CONN

TRUE KBDLED_ANODE
 (NEED TO ADD 2 GND TP)

DEBUG VOLTAGE

TRUE PPVCORE_S0_CPU
 TRUE PPCPUVTT_S0
 TRUE PPVCORE_S0_MCP
 TRUE PP0V75_S0
 TRUE PP1V05_S0
 TRUE PP1V5_S0
 TRUE PP1V8_S0
 TRUE PP5VRT_S0
 TRUE PP3V3_S0
 TRUE PP1V5_S3
 TRUE PP3V3_S3
 TRUE PP5VLT_S3
 TRUE PP1V1R1V05_S5
 TRUE PP3V3_S5
 TRUE PP3V42_G3H
 TRUE PPBUS_G3H
 TRUE PP3V3_ENET_PHY
 TRUE PP1V2R1V05_ENET
 TRUE PP3V3_G3_RTC
 TRUE PP5V_WLAN
 TRUE PP5V_SW_ODD
 TRUE PP5V_S0_HDD_FLT
 TRUE PP3V3_S5_AVREF_SMC
 TRUE PP18V5_S3
 TRUE PP3V3_S3_LDO
 TRUE PP3V3_LCDVDD_SW_F
 TRUE PPVOUT_S0_LCDBKLT
 TRUE BKL_VREF_4V9
 TRUE PP4V6_AUDIO_ANALOG
 TRUE SMC_PM_G2_EN
 TRUE PM_SLP_S4_L
 TRUE PM_SLP_S3_L
 (NEED TO ADD 4 GND TP)

FUNC TEST

SYNC_MASTER=M97_MLB


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE DRAWING NUMBER REV.

D 051-7537 A


SCALE SHEET OF 109

8 7 6 5 4 3 2 1


"S0,S0M" RAILS




PEX & SATA AVDD/DVDD aliases




"S3" RAILS




"S5" RAILS



"G3H" RAILS



"ENET" RAILS



Power Aliases

SYNC_MASTER=BEN


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PCI-E ALIASES

UNUSED GPU LANES

| | | | | |
|------|--------------------|----|----------------------|----------------|
| 1706 | =PEG D2R N<15:0> | == | NC PEG D2R N<15:0> | MAKE_BASE=TRUE |
| 1706 | =PEG D2R P<15:0> | == | NC PEG D2R P<15:0> | MAKE_BASE=TRUE |
| 1703 | =PEG R2D C N<15:0> | == | NC PEG R2D C N<15:0> | MAKE_BASE=TRUE |
| 1703 | =PEG R2D C P<15:0> | == | NC PEG R2D C P<15:0> | MAKE_BASE=TRUE |
| 1706 | PEG PRSNT L | == | TP PEG PRSNT L | MAKE_BASE=TRUE |
| 1703 | PEG CLK100M P | == | TP PEG CLK100M P | MAKE_BASE=TRUE |
| 1703 | PEG CLK100M N | == | TP PEG CLK100M N | MAKE_BASE=TRUE |

UNUSED FW LANE

| | | | | |
|------|-------------------|----|----------------------|----------------|
| 1786 | PCIE FW D2R P | == | TP PCIE FW D2R P | MAKE_BASE=TRUE |
| 1786 | PCIE FW D2R N | == | TP PCIE FW D2R N | MAKE_BASE=TRUE |
| 1783 | PCIE FW R2D C P | == | TP PCIE FW R2D C P | MAKE_BASE=TRUE |
| 1783 | PCIE FW R2D C N | == | TP PCIE FW R2D C N | MAKE_BASE=TRUE |
| 1706 | PCIE FW PRSNT L | == | TP PCIE FW PRSNT L | MAKE_BASE=TRUE |
| 1706 | FW CLKREQ L | == | TP FW CLKREQ L | MAKE_BASE=TRUE |
| 1703 | PCIE CLK100M FW P | == | TP PCIE CLK100M FW P | MAKE_BASE=TRUE |
| 1703 | PCIE CLK100M FW N | == | TP PCIE CLK100M FW N | MAKE_BASE=TRUE |

UNUSED EXPRESS CARD LANE

| | | | | |
|------|-----------------------|----|--------------------------|----------------|
| 1784 | PCIE EXCARD D2R P | == | TP PCIE EXCARD D2R P | MAKE_BASE=TRUE |
| 1784 | PCIE EXCARD D2R N | == | TP PCIE EXCARD D2R N | MAKE_BASE=TRUE |
| 1783 | PCIE EXCARD R2D C P | == | TP PCIE EXCARD R2D C P | MAKE_BASE=TRUE |
| 1783 | PCIE EXCARD R2D C N | == | TP PCIE EXCARD R2D C N | MAKE_BASE=TRUE |
| 1706 | PCIE EXCARD PRSNT L | == | TP PCIE EXCARD PRSNT L | MAKE_BASE=TRUE |
| 1706 | EXCARD CLKREQ L | == | TP EXCARD CLKREQ L | MAKE_BASE=TRUE |
| 1703 | PCIE CLK100M EXCARD P | == | TP PCIE CLK100M EXCARD P | MAKE_BASE=TRUE |
| 1703 | PCIE CLK100M EXCARD N | == | TP PCIE CLK100M EXCARD N | MAKE_BASE=TRUE |

AIRPORT CARD PRESENT SIGNAL

| | | | | |
|------|-------------------|----|----------------|--|
| 3107 | PCIE MINI PRSNT L | == | MAKE_BASE=TRUE | |
|------|-------------------|----|----------------|--|

FOR VENICE CARD

| | | | | |
|------|----------------------|----|-------------------|-----------|
| 1786 | TP PE4 CLKREQ L | == | FC CLKREQ L | 3205 |
| 1786 | TP PE4 PRSNT L | == | FC PRSNT L | 3283 |
| 1783 | TP PCIE CLK100M PE4P | == | PCIE CLK100M FC P | 3205 7303 |
| 1783 | TP PCIE CLK100M PE4N | == | PCIE CLK100M FC N | 3205 7303 |
| 1786 | TP PCIE PE4 D2RP | == | PCIE FC D2R P | 3285 7303 |
| 1786 | TP PCIE PE4 D2RN | == | PCIE FC D2R N | 3285 7303 |
| 1783 | TP PCIE PE4 R2D CP | == | PCIE FC R2D C P | 3205 7303 |
| 1783 | TP PCIE PE4 R2D CN | == | PCIE FC R2D C N | 3205 7303 |

USB ALIASES

UNUSED USB PORTS

| | | | | |
|------|--------------|----|-----------------|----------------|
| 2003 | USB EXTC P | == | TP USB EXTC P | MAKE_BASE=TRUE |
| 2003 | USB EXTC N | == | TP USB EXTC N | MAKE_BASE=TRUE |
| 2003 | USB EXTD P | == | TP USB EXTD P | MAKE_BASE=TRUE |
| 2003 | USB EXTD N | == | TP USB EXTD N | MAKE_BASE=TRUE |
| 2003 | USB EXCARD P | == | TP USB EXCARD P | MAKE_BASE=TRUE |
| 2003 | USB EXCARD N | == | TP USB EXCARD N | MAKE_BASE=TRUE |
| 2003 | USB MINI P | == | TP USB MINI P | MAKE_BASE=TRUE |
| 2003 | USB MINI N | == | TP USB MINI N | MAKE_BASE=TRUE |

DACS ALIASES

UNUSED CRT & TV-OUT INTERFACE

| | | | | |
|------|--------------------|----|-----------------------|----------------|
| 1806 | MCP TV DAC RSET | == | NC MCP TV DAC RSET | MAKE_BASE=TRUE |
| 1806 | MCP TV DAC VREF | == | NC MCP TV DAC VREF | MAKE_BASE=TRUE |
| 1806 | MCP CLK27M XTALIN | == | NC MCP CLK27M XTALIN | MAKE_BASE=TRUE |
| 1806 | MCP CLK27M XTALOUT | == | NC MCP CLK27M XTALOUT | MAKE_BASE=TRUE |
| 1803 | CRT IG R C PR | == | NC CRT IG R C PR | MAKE_BASE=TRUE |
| 1803 | CRT IG G Y Y | == | NC CRT IG G Y Y | MAKE_BASE=TRUE |
| 1803 | CRT IG B COMP PB | == | NC CRT IG B COMP PB | MAKE_BASE=TRUE |
| 1883 | CRT IG HSYNC | == | NC CRT IG HSYNC | MAKE_BASE=TRUE |
| 1883 | CRT IG VSYNC | == | NC CRT IG VSYNC | MAKE_BASE=TRUE |





LVDS ALIASES

UNUSED LVDS SIGNALS

| | | | | |
|------|-----------------------|----|--------------------------|----------------|
| 1883 | LVDS IG A DATA P<3> | == | NC LVDS IG A DATA P3 | MAKE_BASE=TRUE |
| 1883 | LVDS IG A DATA N<3> | == | NC LVDS IG A DATA N3 | MAKE_BASE=TRUE |
| 1883 | LVDS IG B CLK P | == | NC LVDS IG B CLK P | MAKE_BASE=TRUE |
| 1883 | LVDS IG B CLK N | == | NC LVDS IG B CLK N | MAKE_BASE=TRUE |
| 1883 | LVDS IG B DATA P<3:0> | == | NC LVDS IG B DATA P<3:0> | MAKE_BASE=TRUE |
| 1883 | LVDS IG B DATA N<3:0> | == | NC LVDS IG B DATA N<3:0> | MAKE_BASE=TRUE |

MISC MCP79 ALIASES

| | | | | |
|------|-----------------|----|--------------------|----------------|
| 1486 | CPU PECl MCP | == | TP CPU PECl MCP | MAKE_BASE=TRUE |
| 1987 | FW PME L | == | TP FW PME L | MAKE_BASE=TRUE |
| 1786 | GMUX JTAG TCK L | == | TP GMUX JTAG TCK L | MAKE_BASE=TRUE |
| 1786 | GMUX JTAG TDO | == | TP GMUX JTAG TDO | MAKE_BASE=TRUE |
| 1904 | GMUX JTAG TDI | == | TP GMUX JTAG TDI | MAKE_BASE=TRUE |
| 1904 | GMUX JTAG TMS | == | TP GMUX JTAG TMS | MAKE_BASE=TRUE |



SIGNAL ALIAS

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|----------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | NONE | SHT | 9 OF 109 |

www.laptop-schematics.com




SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

CPU FSB
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|--------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | NONE | SHT | OF 109 |

www.laptop-schematics.com



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

Current numbers from Merom for Santa Rosa EMTS, doc #20905.

CPU Power & Ground

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|----------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 11 | | |

www.laptop-schematics.com


CPU VCore HF and Bulk Decoupling

4X 330UF, 20X 22UF 0805



PLACEMENT_NOTE (C1240-C1243):


Place on secondary side.



VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF


1186 807 =PP1V5_S0_CPU PLACEMENT_NOTE=Place C1251 near CPU pin B26.



VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402

1106 1106 1005 807 608 =PP1V05_S0_CPU PLACEMENT_NOTE=Place C1260 between CPU & NB.




SYNC FROM T18
 REMOVE NO STUFF CAPS C1220 TO C1231
 REMOVE C1244 & C1245
 CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

| CPU Decoupling | |
|--|----------------------|
| SYNC_MASTER=RAYMOND | SYNC_DATE=03/31/2008 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 12 | | |


MCP79-specific pinout



SYNC FROM T18
 CHANGE STANDARD XDP CONNECTOR TO SMALLER ONE 516S0625
 RENAME JTAG_MCP_TDO TO JTAG_MCP_TDO_CONN
 RENAME XDP_TDO TO XDP_TDO_CONN

eXtended Debug Port (XDP)
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|---------------|----------------------------|-----------|
| APPLE INC. | SIZE D | DRAWING NUMBER 051-7537 | REV. A |
| | SCALE NONE | SHEETS 13 | OF 109 |



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP CPU Interface
 SYNC_MASTER=TI8_MLB SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-----------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | NONE | SHT | 14 OF 109 |

www.laptop-schematics.com



MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|----------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 15 | | |

www.laptop-schematics.com



MCP Memory Misc

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------------------|----------------------------|-----------|
| APPLE INC. | SIZE D | DRAWING NUMBER 051-7537 | REV. A |
| | SCALE NONE | SHEETS 16 | OF 109 |

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

www.laptop-schematics.com




| MCP PCIe Interfaces | | |
|--|----------------------|--|
| SYNC_MASTER=TI8_MLB | SYNC_DATE=04/04/2008 | |
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |

| | | | |
|-------|------|----------------|------|
| | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 17 | | |

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

www.laptop-schematics.com



Network Interface Select

| Interface | ENET_TXD<0> |
|-----------|-------------|
| RGMII | 1 |
| MII | 0 |

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
 Okay to float all TV_DAC signals.
 Okay to float XTALIN_TV and XTALOUT_TV.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

Interface Mode

| MCP Signal | TMDS/HDMI | DisplayPort |
|----------------------|---------------------|------------------|
| =MCP_HDMI_TXC_P/N | TMDS_IG_TXC_P/N | DP_IG_ML_P/N<3> |
| =MCP_HDMI_TXD_P/N<0> | TMDS_IG_TXD_P/N<0> | DP_IG_ML_P/N<2> |
| =MCP_HDMI_TXD_P/N<1> | TMDS_IG_TXD_P/N<1> | DP_IG_ML_P/N<1> |
| =MCP_HDMI_TXD_P/N<2> | TMDS_IG_TXD_P/N<2> | DP_IG_ML_P/N<0> |
| =MCP_HDMI_DDC_CLK | TMDS_IG_DDC_CLK | DP_IG_DDC_CLK |
| =MCP_HDMI_DDC_DATA | TMDS_IG_DDC_DATA | DP_IG_DDC_DATA |
| =MCP_HDMI_HPD | TMDS_IG_HPD | DP_IG_HPD |
| DP_IG_AUX_CH_P/N | TP_DP_IG_AUX_CH_P/N | DP_IG_AUX_CH_P/N |

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20K pull-down required on DP_HPD_DET.
 NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IPFX at 1.8V
 Dual-channel TMDS: Power +VDD_IPFX at 3.3V

GPIOs 57-59 (if LCD panel is used):
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
 Alias to DVI_HPD for systems using IFP for DVI.
 Alias to GMUX_INT for systems with GMUX.
 Alias to HPLUG_DET2 for other systems.
 Pull-down (20k) required in all cases.

MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

| | | |
|-------|----------------|------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7537 | A |
| SCALE | SHT | OF |
| NONE | 18 | 109 |

www.laptop-schematics.com



MCP PCI & LPC

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------------------|----------------------------|-----------|
| APPLE INC. | SIZE D | DRAWING NUMBER 051-7537 | REV. A |
| | SCALE NONE | SHEET 19 | OF 109 |


www.laptop-schematics.com



If all SATA_Ax & Bx pins are not used, ground DVDD0_SATA and AVDD0_SATA.
 If all SATA_Cx pins are not used, ground DVDD1_SATA and AVDD1_SATA.

MCP SATA & USB
 SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 20 | | |



BIOS Boot Select

| I/F | HDA_SDOUR | LPC_FRAME# |
|------|-----------|------------|
| LPC | 0 | 0 |
| PCI | 0 | 1 |
| SPI0 | 1 | 0 |
| SPI1 | 1 | 1 |

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency


| Frequency | HDA_SYNC |
|--------------|----------|
| 24 MHz | 1 |
| 14.31818 MHz | 0 |

SPI Frequency Select

| Frequency | SPI_DO | SPI_CLK |
|-----------|--------|---------|
| 31 MHz | 0 | 0 |
| 42 MHz | 0 | 1 |
| 25 MHz | 1 | 0 |
| 1 MHz | 1 | 1 |

NOTE: Straps not provided on this page.

HDA Output Caps
 For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=T18_MLB SYNC_DATE=06/26/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 21 | | |

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

www.laptop-schematics.com



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

MCP Power & Ground
 SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 22 | | |

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

www.laptop-schematics.com


3.3V Interface Pull-ups

These internal pull-ups are missing in Revs A01 & A01P.




MCP_SAFE_MODE SIGNAL TO SUPPORT ROM FAILURE OVERRIDE


RADAR 5925345



PRELIMINARY

MCP79 A01 Silicon Support
 SYNC_MASTER=T18_MLB SYNC_DATE=03/08/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|--|------|----------------|------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 24 | | |




www.laptop-schematics.com

MCP Standard Decoupling
 SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|-------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHEET | OF | |
| NONE | 25 | 109 | |

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).




SYNC FROM T18
 REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
 REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
 NOSTUFF PP3V3_S0_MCP_DAC RAIL COMPONENTS (L2650 AND C2650)
 CHANGE C2651 TO R2651 TO GND PP3V3_S0_MCP_DAC

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).


MCP Graphics Support
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------------------|----------------------------|-----------|
| APPLE INC. | SIZE D | DRAWING NUMBER 051-7537 | REV. A |
| | SCALE NONE | SHEET 26 | OF 109 |


RTC Power Sources




Platform Reset Connections




RTC Crystal




MCP 25MHz Crystal



MCP S0 PWRGD & CPU_VLD



Reset Button



SB Misc

SYNC_MASTER=RAYMOND SYNC_DATE=04/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SYNC FROM T18
 CHANGE RESET BUTTON TO RESET PADS
 REMOVE UNUSED PCIE RESET SIGNALS
 REMOVE R2824 AND NET PCI_CLK33M_SLOT_A
 CHANGE RTC COIN CELL TO LDO & SUPERCAP
 ALIAS MEM_VTT_EN TO =DDRVTT_EN
 CHANGE Y2810 AND U2850 TO SMALLER PARTS

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 28 | | |

MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.

MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.

SMC 99ms delay from ALL_SYS_PWRGD to IMPV_VR_ON plus IMPV6 delay for VR_PWRGOOD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).

NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 NO_VREFMRGN

| | MEM A VREF DQ | MEM A VREF CA | MEM B VREF DQ | MEM B VREF CA | CPU FSB VREF |
|-----------------------------|---------------|---------------|---------------|---------------|--------------|
| DAC channel | A | B | A | B | C |
| Min DAC code | 0x00 | 0x00 | 0x00 | 0x00 | 0x00 |
| Max DAC code | 0x87 | 0x87 | 0x87 | 0x87 | 0x55 |
| Max sink I | -3.75 mA | -3.75 mA | -3.75 mA | -3.75 mA | -0.91 mA |
| Max source I | 5 mA | 5 mA | 5 mA | 5 mA | 0.52 mA |
| Nominal Vref | 0.75 V | 0.75 V | 0.75 V | 0.75 V | 0.70 V |
| Min Vref | 0.375 V | 0.375 V | 0.375 V | 0.375 V | 0.091 V |
| Max Vref | 1.250 V | 1.250 V | 1.250 V | 1.250 V | 1.044 V |
| Vref Stepping (per DAC LSB) | 6.5 mV | 6.5 mV | 6.5 mV | 6.5 mV | 11.2 mV |

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|----------------------------------|---------------|----------|-------------|
| 116S0004 | 1 | RES.MTL FILM, 0,5%, 0402, SM, LF | R2903 | CRITICAL | NO_VREFMRGN |
| 116S0004 | 1 | RES.MTL FILM, 0,5%, 0402, SM, LF | R2905 | CRITICAL | NO_VREFMRGN |
| 116S0004 | 1 | RES.MTL FILM, 0,5%, 0402, SM, LF | R2909 | CRITICAL | NO_VREFMRGN |
| 116S0004 | 1 | RES.MTL FILM, 0,5%, 0402, SM, LF | R2911 | CRITICAL | NO_VREFMRGN |

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN SYNC_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | | |
|------------|-------|-----|-----|------|
| APPLE INC. | SCALE | SHT | OF | REV. |
| | NONE | 29 | 109 | A |

www.laptop-schematics.com


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_A
 - =PP1V5_S3_MEM_A
 - =PP0V75_S0_MEM_VTT_A
 - =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



"Factory" (top) slot

DDR3 SO-DIMM Connector A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 31 | | |

www.laptop-schematics.com


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_B
 - =PP1V5_S3_MEM_B
 - =PP0V75_S0_MEM_VTT_B
 - =PPSPD_S0_MEM_B (2.5 - 3.3V)


Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 GROUND RETURN CAPS (MCP SIDE)



"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B
 SYNC_MASTER=BNB SYNC_DATE=05/09/2008


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|--------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | NONE | SHT | OF 109 |
| | | 32 | |

www.laptop-schematics.com

DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



www.laptop-schematics.com


Previews

www.laptop-schematics.com

DDR3 Support
SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 33 | | |

www.laptop-schematics.com




Right Clutch Connector
 SYNC_MASTER=YITE SYNC_DATE=04/22/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 34 | | |

www.laptop-schematics.com

www.laptop-schematics.com




Venice Connector

VENICE CONNECTOR
SYNC_MASTER=YITE SYNC_DATE=03/13/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | |
| NONE | 35 | 109 | |

www.laptop-schematics.com



PP3V3 ENET PHY
 (43mA typ - 1000base-T)
 (19mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

PP1V05 ENET PHY
 (221mA typ - 1000base-T)
 (7mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3 ENET PHY for internal switcher.
 Alias to GND for external 1.05V supply.

If internal switcher is used, must place 1x 22uF &
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

If internal switcher is used, must place inductor within 5mm
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.
 If internal switcher is not used, VDDREG and REGOUT can float.

PLACE R3796 CLOSE TO U1400, PIN D24

ENET_RESET_L IS NOT ASSERTED WHEN WOL IS ACTIVE.
 HENCE, RC (C3725 AND R3725) ARE NOT STUFFED.

Reserved for EMI
 per Realtek request.

Configuration Settings:
 PHYAD = 01 (PHY Address 00001)
 AN[1:0] = 11 (Full auto-negotiation)
 RXDLY = 0 (RXCLK transitions with data)
 TXDLY = 0 (No TXCLK Delay)

Ethernet PHY (RTL8211CL)
 SYNC_MASTER=SUMA SYNC_DATE=05/23/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 37 | | |

www.laptop-schematics.com


D

D

3.3V ENET FET

@ 2.5V Vgs:
Rds(on) = 90mOhm max
I(max) = 1.7A (85C)

CRITICAL
Q3810
NTR4101P
SOT-23-HP




MOBILE:
Recommend aliasing PM_SLP_RMGT_L and =P3V3ENET_EN. Nets separated on ARB for alternate power options.

WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



1.05V ENET FET


1.8V Vgs
CRITICAL
Q3840
SI2312BDS
SOT23



Non-ARB:
Recommend aliasing PM_SLP_RMGT_L and =P1V05ENET_EN. Nets separated on ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.




Ethernet & AirPort Support

SYNC_MASTER=SUMA SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | |
|-------|----------------|------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7537 | A |
| SCALE | SHT | OF |
| NONE | 38 | 109 |

A

A



ETHERNET CONNECTOR

SYNC_MASTER=SUMA SYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|----------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | |
| NONE | 39 | 109 | |


ODD Power Control



SATA ODD Port




SATA HDD Port




| SATA Connectors | | | |
|--|----------------------|--|--|
| SYNC_MASTER=CHANGZHANG | SYNC_DATE=04/14/2008 | | |
| NOTICE OF PROPRIETARY PROPERTY | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | | |

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 45 | | |


Port Power Switch




USB PORT A (FRONT PORT)



USB/SMC Debug Mux




USB PORT B (BACK PORT)



External USB Connectors
SYNC_MASTER=YUAN.MA SYNC_DATE=01/18/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 46 | | |



www.laptop-schematics.com

www.laptop-schematics.com

CYPRESS 'ENCORE II' USB CONTROLLER




Front Flex Support
 SYNC_MASTER=YUAN.MA SYNC_DATE=05/28/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 48 | | |

www.laptop-schematics.com

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMS interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SMC
 SYNC_MASTER=T18_MLB SYNC_DATE=06/26/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 49 | | |

SMC Reset "Button" / Brownout Detect




| | | | |
|----------------------------|----|----------------------|-----------|
| 39A8_SMC_FAN_1_CTL | == | NC_SMC_FAN_1_CTL | |
| 39A8_SMC_FAN_2_CTL | == | NC_SMC_FAN_2_CTL | |
| 39A8_SMC_FAN_3_CTL | == | NC_SMC_FAN_3_CTL | |
| 39A8_SMC_GFX_THROTTLE_L | == | SMC_IG_THROTTLE_L | 21A4 21B3 |
| 39C8_ESTABLDO_EN | == | NC_ESTABLDO_EN | |
| 56C1_40B2_39C5_SMC_BC_ACOK | == | =CHGR_ACOK | 57B5 |
| 39C8_SMC_P24 | == | TP_SMC_P24 | |
| 39C8_SMC_P26 | == | SMC_RMON_MUX_SEL | 44A5 |
| 39C8_SMC_P41 | == | TP_SMC_P41 | |
| 39A8_SMC_NB_CORE_ISENSE | == | SMC_MCP_CORE_ISENSE | 44D5 |
| 39A8_SMC_NB_DDR_ISENSE | == | SMC_MCP_DDR_ISENSE | 44C5 |
| 39A8_ALS_LEFT | == | SMC_CPU_FSB_ISENSE | 44B5 |
| 39C5_SMC_GPU_VSENSE | == | SMC_MCP_VSENSE | 43D6 |
| 39D8_SMC_EXCARD_PWR_EN | == | TP_SMC_EXCARD_PWR_EN | |
| 39D8_SMC_RSTGATE_L | == | TP_SMC_RSTGATE_L | |
| 39A8_SMC_PB3 | == | NC_SMC_PB3 | |
| 39A5_ALS_GAIN | == | NC_ALS_GAIN | |
| 39A8_SMC_ANALOG_ID | == | NC_SMC_ANALOG_ID | |
| 39A8_ALS_RIGHT | == | NC_ALS_RIGHT | |

SMC FSB to 3.3V Level Shifting




SMC AVREF Supply




| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|----------------------|
| 35381381 | 35381278 | | ALL | Intersil ISL60002-33 |


System (Sleep) LED Circuit



SMC Crystal Circuit



Debug Power "Button"




| | | | | | | |
|--------------------------------------|-------|------|----|-------|-------|-----|
| 49D7_40D8_40C1_39D4_8D1_PP3V3_S5_SMC | R5091 | 100K | 5A | 1/16W | MP-LP | 402 |
| 39B8_SMC_PA0 | R5092 | 100K | 5A | 1/16W | MP-LP | 402 |
| 47C3_40C7_40A3_39C5_SMC_ONOFF_L | R5070 | 10K | 5A | 1/16W | MP-LP | 402 |
| 47A5_39B5_38B4_SMC_LID | R5071 | 100K | 5A | 1/16W | MP-LP | 402 |
| 39A5_SMC_PH2 | R5072 | 10K | 5A | 1/16W | MP-LP | 402 |
| 41C5_39C5_39A8_37A8_SMC_TX_L | R5073 | 10K | 5A | 1/16W | MP-LP | 402 |
| 41C3_39C5_39A8_37A8_SMC_RX_L | R5074 | 100K | 5A | 1/16W | MP-LP | 402 |
| 56C2_39B8_SYS_ONWIRE | R5075 | 2.0K | 5A | 1/16W | MP-LP | 402 |
| 56A8_39C5_7A7_SMC_BS_ALERT_L | R5076 | 100K | 5A | 1/16W | MP-LP | 402 |
| 41D5_39B5_SMC_TMS | R5077 | 10K | 5A | 1/16W | MP-LP | 402 |
| 41C5_39B5_SMC_TDO | R5078 | 10K | 5A | 1/16W | MP-LP | 402 |
| 41D3_39B5_SMC_TDI | R5079 | 10K | 5A | 1/16W | MP-LP | 402 |
| 41C3_39B5_SMC_TCK | R5080 | 10K | 5A | 1/16W | MP-LP | 402 |
| 56C1_40D5_39C5_SMC_BC_ACOK | R5087 | 470K | 5A | 1/16W | MP-LP | 402 |
| 39A8_SMC_GFX_OVERTEMP_L | R5050 | 10K | 5A | 1/16W | MP-LP | 402 |
| 39A8_SMC_PA5 | R5089 | 10K | 5A | 1/16W | MP-LP | 402 |
| 39A8_SMC_FAN_1_TACH | R5051 | 10K | 5A | 1/16W | MP-LP | 402 |
| 39A8_SMC_FAN_2_TACH | R5052 | 10K | 5A | 1/16W | MP-LP | 402 |
| 39A8_SMC_FAN_3_TACH | R5053 | 10K | 5A | 1/16W | MP-LP | 402 |
| 39C5_SMC_GPU_ISENSE | R5054 | 10K | 5A | 1/16W | MP-LP | 402 |
| 39C5_SMC_NB_MISC_ISENSE | R5055 | 10K | 5A | 1/16W | MP-LP | 402 |
| 39D5_34B7_21C7_SMC_ADAPTER_EN | R5085 | 10K | 5A | 1/16W | MP-LP | 402 |
| 39B5_SMC_CASE_OPEN | R5086 | 10K | 5A | 1/16W | MP-LP | 402 |
| 39A8_SMC_EXCARD_CP | R5088 | 10K | 5A | 1/16W | MP-LP | 402 |
| 39C5_PM_SLP_B5_L | R5090 | 100K | 5A | 1/16W | MP-LP | 402 |
| 64C8_39C5_21C3_7C3_PM_SLP_B4_L | | | | | | |

SMC Support
 SYNC_MASTER=YUAN.MA SYNC_DATE=05/28/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|------------|------|----------------|-----------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | NONE | SHT | 50 OF 109 |

LPC+SPI Connector



Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP




MCP79 Internal SPI MUX Support

NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON


MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX




SPI Frequency Clamp

ENSURES MCP79 SPI_DO OR SPI_CLK INPUT IS LOW WHEN STRAP IS LATCHED. NOT NEEDED FOR B01 OR LATER.



SPI MUX BYPASS




LPC+SPI Debug Connector

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/09/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 51 | | |

www.laptop-schematics.com




M97 SMBUS CONNECTIONS
 SYNC_MASTER=BEN SYNC_DATE=04/21/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 52 | | |

www.laptop-schematics.com


CPU Voltage Sense / Filter



MCP Voltage Sense / Filter




PBUS VOLTAGE SENSE ENABLE & FILTER




VOLTAGE SENSING
 SYNC_MASTER=YUNWU SYNC_DATE=02/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 53 | | |


MCP VCore Current Sense




MCP VCore Current Sense Filter




MCP MEM VDD Current Sense




MCP MEM VDD Current Sense Filter




CPU 1.05V AND CPU VCore HIGH SIDE CURRENT SENSE




CPU VCore Load Side Current Sense / Filter




CPU VCore Load Side Current Sense / Filter




BMON CURRENT SENSE



PLACE U5413, R5423, R5431, C5459 NEAR SMC (U4900)



DC-IN (AMON) CURRENT SENSE



NOTE: MONITORING CURRENT FROM BATTERY TO PBUS (BATTERY DISCHARGE) ACROSS R7008

INA213 has gain of 50V/V

PLACE U5403 AND C5418 NEAR R7008

For engineering, stuff U5313 and unstuff R5330

For production, stuff R5330 and unstuff U5313

PLACE R5491 AND C5390 CLOSE TO SMC

| Current Sensing | | |
|--|----------------------|--|
| SYNC_MASTER=YUNWU | SYNC_DATE=04/07/2008 | |
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 54 | | |


www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

CPU T-Diode Thermal Sensor



MCP T-Diode Thermal Sensor




REPLACED 518S0521 WITH 518S0519

Thermal Sensors

SYNC_MASTER=YUNWU SYNC_DATE=03/20/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




| | | |
|-------|----------------|------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7537 | A |
| SCALE | SHT | OF |
| NONE | 55 | 109 |

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

PRELIMINARY



Fan

SYNC_MASTER=CHANGZHANG SYNC_DATE=01/18/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|--|---------------|----------------------------|-----------|
|  APPLE INC. | SIZE D | DRAWING NUMBER 051-7537 | REV. A |
| | SCALE NONE | SHIT 56 | OF 109 |

www.laptop-schematics.com


PSOC USB CONTROLLER




| IC | PIN NAME | CURRENT | R_SMS | V_SMS | POWER |
|--------------|----------|------------|-----------|----------|------------|
| TMP102 | V+ | 100A | 2.55 KOHM | 0.0255 V | 0.255E-6 W |
| 3V3 LDO | VDD | 800A | 1.0 OHM | 0.204 V | 16.32E-6 W |
| PSOC | VOUT | 60MA MAX | 0.2 OHM | 0.012 V | 0.72E-3 W |
| | VDD | 8MA (TVP) | 1.5 OHM | 0.012 V | 96E-6 W |
| | | 14MA (MAX) | | 0.021 V | 294E-6 W |
| 1.8V BOOSTER | VIN | 48A (MAX) | 4.7 OHM | 0.0188 V | 75.2E-6 W |




KEYBOARD CONNECTOR




ISOLATION CIRCUIT



SMC_MANUAL_RESET LOGIC



TPAD BUTTONS DISABLE



WELLSPRING 1

SYNC_MASTER=YUAN.MA SYNC_DATE=04/22/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


www.laptop-schematics.com

BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




3V3 LDO FOR IPD



KEYBOARD BACKLIGHT DRIVING AND DETECTION

To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
 LOW = keyboard backlight present
 HIGH = keyboard backlight not present
 BOM OPTION: KBDLED_YES
 TURNED ON FOR BEST MLB CONFIG
 R5853 ALWAYS PRESENT



KBD BACKLIGHT CONNECTOR


J5815 pin 1 is grounded on keyboard backlight flex

| | |
|--|----------------------|
| WELLSPRING 2 | |
| SYNC_MASTER=YUAN.MA | SYNC_DATE=05/09/2008 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |


| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 58 | | |

www.laptop-schematics.com

Digital SMS



Analog SMS




SMS

SYNC_MASTER=YUNWU SYNC_DATE=06/26/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | |
|-------|----------------|------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7537 | A |
| SCALE | SHT | OF |
| NONE | 59 | 109 |

www.laptop-schematics.com



| Frequency | SPI_MOSI | SPI_CLK |
|-----------|----------|---------|
| 31 MHz | 0 | 0 |
| 42 MHz | 0 | 1 |
| 25 MHz | 1 | 0 |
| 1 MHz | 1 | 1 |

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected with R6190, R6191, R5190 and R5191

SPI ROM

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|----------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 61 | | |


www.laptop-schematics.com

AUDIO CODEC
APPLE P/N 353S1538

ALIAS OF PP3V3_S0, MIN_LINE_WIDTH=0.6MM, MIN_NECK_WIDTH=0.2MM



AUDIO 4.6V REGULATOR
APPLE P/N 353S1897




AUDIO: CODEC
 SYNC_MASTER=AUDIO SYNC_DATE=07/01/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 62 | | |

www.laptop-schematics.com

MIKEY RECEIVER CKT



AUDIO: MIKEY

SYNC_MASTER=AUDIO SYNC_DATE=07/03/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 63 | | |

www.laptop-schematics.com

SATELLITE & SUB TWEETER AMPLIFIER APN:353S1595

SATELLITE 169 HZ < FC < 282 HZ
 SUB 80 HZ < FC < 132 HZ
 GAIN 12DB

ALIAS OF PP5VLT_S3, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM
 VOLTAGE=5V
 5308 5388 RC1=PP5V_S3_AUDIO_AMP




AUDIO: SPEAKER AMP

SYNC_MASTER=AUDIO SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| | | |
|-------|----------------|------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7537 | A |
| SCALE | SHT | OF |
| NONE | 66 | 109 |

www.laptop-schematics.com

AUDIO JACK 1: LO/HP CONNECTOR, SPDIF TX

MIC CONNECTOR
APN: 518S0520


SPEAKER CONNECTOR
APN: 518S0519

APN: 518S0521

MIC EMI FILTER

AUDIO: JACK
 SYNC_MASTER=AUDIO SYNC_DATE=07/01/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

AUDIO JACK 2: LINE IN CONNECTOR, SPDIF RX



www.laptop-schematics.com


HP/LO AMP
APN:353S1637
PORT D HP/LO

CODEC OUTPUT SIGNAL PATHS


| FUNCTION | VOLUME | CONVERTER | PIN COMPLEX | MUTE CONTROL | DET ASSIGNMENT |
|-----------|-----------|-----------|---------------------|--------------|------------------|
| HP OUT | 0X0C (12) | 0X02 (3) | 0X14 (20,PORTD) | GPIO 0 | 0X14 (20,PORTD) |
| SAT SPKRS | 0X0D (13) | 0X03 (3) | 0X18 (24,PORTB) | VREF_B(100%) | N/A |
| SUB SPKR | 0X0F (15) | 0X05 (5) | 0X1A (26,PORTC) | VREF_B(100%) | N/A |
| SPDIF OUT | N/A | 0X06 (6) | 0X1E (30,SPDIF OUT) | N/A | 0X16 (22, PORTG) |

CODEC INPUT SIGNAL PATHS

| FUNCTION | MIXER | VOLUME | MUTE CONTROL | CONVERTER | PIN COMPLEX | VREF | DET ASSIGNMENT |
|----------|-----------|----------|--------------|-----------|--------------------|--------------|-----------------|
| LINE IN | 0X23 (35) | 0X08 (8) | 0X08 (8) | 0X08 (8) | 0X15 (21,PORTA) | N/A | 0X15 (21,PORTA) |
| MIC IN | 0X24 (36) | 0X07 (7) | 0X07 (7) | 0X07 (7) | 0X19 (25,PORTF) | VREF_F (80%) | N/A |
| SPDIF IN | N/A | N/A | N/A | 0X0A (10) | 0X1F (31,SPDIF IN) | N/A | N/A |




PORT D DETECT PORT G DETECT (SPDIF DELEGATE)



PORT A LI

LINE-IN (PORT A) DETECT



AUDIO: JACK TRANSLATORS

SYNC_MASTER=AUDIO SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 68 | | |

www.laptop-schematics.com

MagSafe DC Power Jack


CRITICAL
J6900
78048-0573
M-RT-SM



518S0656


CRITICAL
F6905
6AMP-24V
1206-1

1-Wire OverVoltage Protection




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator




BIL BUTTON DEBOUNCE CIRCUIT



BATTERY POWER CONNECTOR



BATTERY SIGNAL CONNECTOR




DC-In & Battery Connectors

SYNC_MASTER=JACK SYNC_DATE=03/13/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | |
|-------|----------------|------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7537 | A |
| SCALE | SHT | OF |
| NONE | 69 | 109 |

www.laptop-schematics.com


PBUS SUPPLY / BATTERY CHARGER



PWM FREQ. = 400 kHz
MAX CURRENT = 7A
(??? limited)

AMON PULLDOWN LOGIC

BATTERY INRUSH FETS



PBUS Supply/Battery Charger
 SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 70 | | |

www.laptop-schematics.com

5V_RT/3.3V POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$



PWM FREQ. = 300 KHZ
MAX CURRENT = 4A

PWM FREQ. = 375 KHZ
MAX CURRENT = 4A


SEPARATED MASTER PGOOD FOR BOTH 5V AND 3V3.

| 5V/3.3V SUPPLY | | |
|--|----------------------|--|
| SYNC_MASTER=RAYMOND | SYNC_DATE=02/08/2008 | |
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 72 | | |

www.laptop-schematics.com

1.5V/0.75V (DDR3) POWER SUPPLY




MAX CURRENT = 12A
 PWM FREQ. = 400 KHZ
 PUT ONE BULK CAP NEXT TO THE LOAD
 =PP1V5_S3_REG

| STATE | PM_SLP_S4_L | PM_SLP_S3_L | PP1V5_S3 | PP0V75_S0 |
|----------|-------------|-------------|----------|-----------|
| S0 | HIGH | HIGH | 1.5V | 0.75V |
| S3 | HIGH | LOW | 1.5V | 0.0V |
| S5/G3HOT | LOW | LOW | 0.0V | 0.0V |

1.5V/0.75V DDR3 SUPPLY
 SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 73 | | |

www.laptop-schematics.com



| DPRS_LPVR | DPRS_TP* | PSI* | OPERATION MODE |
|-----------|----------|------|----------------|
| 0 | 1 | 1 | 2-PHASE CCM |
| 0 | 1 | 0 | 1-PHASE CCM |
| 1 | 0 | 1 | 1-PHASE DCM |
| 1 | 0 | 0 | 1-PHASE DCM |

PWM FREQ. = 300 KHZ
 MAX CURRENT = 44A
 LOAD LINE SLOPE = -2.1 MV/A

NOTE 1: C7432, C7433 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

IMVP6 CPU VCore Regulator

| MIN_LINE_WIDTH | MIN_NECK_WIDTH |
|----------------|-----------------|
| IMVP6_PHASE1 | 1.5 MM 0.25 MM |
| IMVP6_BOOT1 | 0.25 MM 0.25 MM |
| IMVP6_UGATE1 | 1.5 MM 0.25 MM |
| IMVP6_LGATE1 | 1.5 MM 0.25 MM |
| IMVP6_ISEN1 | 0.25 MM 0.25 MM |

| MIN_LINE_WIDTH | MIN_NECK_WIDTH |
|----------------|-----------------|
| IMVP6_PHASE2 | 0.25 MM 0.25 MM |
| IMVP6_BOOT2 | 0.25 MM 0.25 MM |
| IMVP6_UGATE2 | 0.25 MM 0.25 MM |
| IMVP6_LGATE2 | 0.25 MM 0.25 MM |
| IMVP6_ISEN2 | 0.25 MM 0.25 MM |


| | MIN_LINE_WIDTH | MIN_NECK_WIDTH |
|----------------|----------------|----------------|
| IMVP6_OCSET | 0.25 MM | 0.20 MM |
| IMVP6_VSUM | 0.25 MM | 0.20 MM |
| GND_IMVP6_SGND | 0.50 MM | 0.20 MM |
| IMVP6_VO | 0.25 MM | 0.20 MM |
| IMVP6_DROOP | 0.25 MM | 0.20 MM |
| IMVP6_DFB | 0.25 MM | 0.20 MM |
| IMVP6_SOFT | 0.25 MM | 0.20 MM |
| IMVP6_RBIAS | 0.25 MM | 0.20 MM |
| IMVP6_VDIFF | 0.25 MM | 0.20 MM |
| IMVP6_FB2 | 0.25 MM | 0.20 MM |
| IMVP6_FB | 0.25 MM | 0.20 MM |
| IMVP6_COMP | 0.25 MM | 0.20 MM |
| IMVP6_VW | 0.25 MM | 0.25 MM |
| IMVP6_RTN | 0.25 MM | 0.25 MM |
| IMVP6_VSEN | 0.25 MM | 0.25 MM |

IMVP6 CPU VCore Regulator

SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|------|
| D | 051-7537 | A |
| SCALE | SHEET | OF |
| NONE | 74 | 109 |

www.laptop-schematics.com

MCP VCORE / 5V_S3 LEFT REGULATOR



MCP79 Rev A01 requires higher core & analog voltage

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|-------------------|
| 114S0383 | 1 | RES.MTL.FILM,1/16W,49.9K,1,0402,SMD,LP | R7570 | | MCP_A01 |
| 114S0401 | 1 | RES.MTL.FILM,1/16W,76.7K,1,0402,SMD,LP | R7571 | | MCP_A01 |
| 114S0484 | 1 | RES.MTL.FILM,1/16W,549K,1,0402,SMD,LP | R7580 | | MCP_A01 |
| 114S0454 | 1 | RES.MTL.FILM,1/16W,274K,1,0402,SMD,LP | R7581 | | MCP_A01 |
| 114S0423 | 1 | RES.MTL.FILM,1/16W,133K,1,0402,SMD,LP | R7582 | | MCP_A01 |
| 114S0373 | 1 | RES.MTL.FILM,1/16W,40.2K,1,0402,SMD,LP | R7570 | | MCP_A01P&MCP_A01Q |
| 114S0404 | 1 | RES.MTL.FILM,1/16W,84.5K,1,0402,SMD,LP | R7571 | | MCP_A01P&MCP_A01Q |
| 114S0458 | 1 | RES.MTL.FILM,1/16W,301K,1,0402,SMD,LP | R7580 | | MCP_A01P&MCP_A01Q |
| 114S0447 | 1 | RES.MTL.FILM,1/16W,237K,1,0402,SMD,LP | R7581 | | MCP_A01P&MCP_A01Q |
| 114S0411 | 1 | RES.MTL.FILM,1/16W,100K,1,0402,SMD,LP | R7582 | | MCP_A01P&MCP_A01Q |

Rev A01 Production

| VID<2:0> | Voltage | Voltage | MCP Target |
|----------|---------|---------|------------|
| 000 | +1.224V | +1.060V | +1.05V |
| 001 | +1.159V | +0.994V | +1.00V |
| 010 | +1.101V | +0.937V | +0.95V |
| 011 | +1.049V | +0.885V | +0.90V |
| 100 | +0.995V | +0.830V | +0.85V |
| 101 | +0.952V | +0.789V | +0.80V |
| 110 | +0.913V | +0.752V | +0.75V |
| 111 | +0.876V | +0.719V | +0.70V |

M97 DIFFERENCES FROM LAST SYNC ON 12/05/07 TO T18 MLB:
 Added C7568 bulk cap on output.
 Tied TON to REF.
 Changed Q7510 to 376S0674.
 C7500 changed to 138S0638.
 L7560 changed from T18 MLB inductor to 152S0782.
 Changed Q7565 to 376S0637.
 Changed R7514 to 280K, R7564 to 180K.


MCP VCORE REGULATOR
 SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.
 DRAWING NUMBER: 051-7537
 SCALE: NONE
 SHEET: 75 OF 109
 REV: A

www.laptop-schematics.com

CPUVTT POWER SUPPLY

www.laptop-schematics.com




CPU VTT(1.05V) SUPPLY
 SYNC_MASTER=RAYMOND SYNC_DATE=02/08/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 76 | | |

www.laptop-schematics.com

1.8V S0 SWITCHER



MCP 1.05V_S5 AUXC SUPPLY



MCP79 Rev A01 requires higher voltage


| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|---------------------------|
| 114S0464 | 1 | RES,MTL FILM,1/16W,348K,1%,0402,SMD,LF | R7781 | | MCP_A01&MCP_A01P&MCP_A01Q |

VOUT = 1.102V

MISC POWER SUPPLIES
 SYNC_MASTER=RAYMOND SYNC_DATE=01/23/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






| | | | |
|-------|------|----------------|------|
| | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 77 | | |

www.laptop-schematics.com



Power Control Signals

| State | SMC_PM_G2_ENABLE | PM_SLP_S4_L | PM_SLP_S3_L |
|---------------------|------------------|-------------|-------------|
| Run (S0) | 1 | 1 | 1 |
| Sleep (S3) | 1 | 1 | 0 |
| Soft-Off (S5) | 1 | 0 | 0 |
| Battery Off (G3Hot) | 0 | 0 | 0 |




POWER SEQUENCING
 SYNC_MASTER=YUAN.MA SYNC_DATE=04/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

www.laptop-schematics.com



3.3V S3 FET

CRITICAL
Q7910
FDC638P_G

3.3V S3 FET

| | |
|---------|---------------|
| MOSFET | FDC638P |
| CHANNEL | P-TYPE |
| RDS(ON) | 48 mOhm @4.5V |
| LOADING | 0.182 A (EDP) |

1.5V S0 FET

(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)

CRITICAL
Q7901
SI7108DN

1.5V S0 FET

| | |
|---------|------------------|
| MOSFET | SI7108DNS |
| CHANNEL | N-TYPE |
| RDS(ON) | 6 MOHM @3.5V VGS |
| LOADING | 5A (EDP) |

3.3V S0 FET

CRITICAL
Q7930
FDC606P_G

3.3V S0 FET

| | |
|---------|---------------|
| MOSFET | FDC606P |
| CHANNEL | P-TYPE |
| RDS(ON) | 26 MOHM @4.5V |
| LOADING | 1.431 A (EDP) |

MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.

1.05V S0 FET

1.05V S0 FET

| | |
|---------|-------------------|
| MOSFET | FDC655BN |
| CHANNEL | N-TYPE |
| RDS(ON) | 30 MOHM @4.0V VGS |
| LOADING | 1.1A (EDP) |

POWER FETS

SYNC_MASTER=YUAN.MA SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | | | | |
|-------|------|----------------|----------|------|-----|
| SIZE | D | DRAWING NUMBER | 051-7537 | REV. | A |
| SCALE | NONE | SHT | 79 | OF | 109 |

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Pre

LCD CONNECTOR
LVDS CONNECTOR: 518S0650



LVDS CONNECTOR
 SYNC_MASTER=NMAR SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 90 | | |


www.laptop-schematics.com



DISPLAYPORT SUPPORT
 SYNC_MASTER=AMASON SYNC_DATE=04/18/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 93 | | |

Port Power Switch



| DisplayPort Connector | |
|--|----------------------|
| SYNC_MASTER=AMASON | SYNC_DATE=06/30/2008 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |


| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 94 | | |

www.laptop-schematics.com

*Q9701, D9701, C9709, C9710, L9701, R9702, AND R9715 SHOULD ALL BE PLACED NEAR EACHOTHER.
*BOOST_FET_CNTL AND PPVOUT_S0_LCDBKLT_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.

D
C
B
A


D
C
B
A



*R9707, R9708, R9709, R9713, R9714, R9727, AND R9729 SHOULD AWAY FROM BOOST CIRCUIT

LCD BACKLIGHT DRIVER
 SYNC_MASTER=VITE SYNC_DATE=08/12/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 97 | | |



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

LCD Backlight Support
 SYNC_MASTER=VITE SYNC_DATE=06/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | 109 |
| NONE | 98 | | |

www.laptop-schematics.com

FSB (Front-Side Bus) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| FSB_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| FSB_DSTR_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =1:1_DIFFPAIR | =1:1_DIFFPAIR |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| FSB_DATA | * | =2X_DIELECTRIC | ? | FSB_DATA | TOP,BOTTOM | =4X_DIELECTRIC | ? |
| FSB_DSTB | * | =3X_DIELECTRIC | ? | FSB_DSTB | TOP,BOTTOM | =5X_DIELECTRIC | ? |
| FSB_ADDR | * | =STANDARD | ? | FSB_ADDR | TOP,BOTTOM | =3X_DIELECTRIC | ? |
| FSB_ADSTB | * | =2X_DIELECTRIC | ? | FSB_ADSTB | TOP,BOTTOM | =4X_DIELECTRIC | ? |
| FSB_1X | * | =STANDARD | ? | FSB_1X | TOP,BOTTOM | =3X_DIELECTRIC | ? |

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTBS#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CPU_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| CPU_27P4S | * | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | 7 MIL | 7 MIL |

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| CPU_AGTL | * | =STANDARD | ? | CPU_AGTL | TOP,BOTTOM | =2X_DIELECTRIC | ? |
| CPU_8MIL | * | 8 MIL | ? | | | | |
| CPU_COMP | * | 25 MIL | ? | | | | |
| CPU_GTLREF | * | 25 MIL | ? | | | | |
| CPU_ITP | * | =2:1_SPACING | ? | | | | |
| CPU_VCCSENSE | * | 25 MIL | ? | | | | |

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MCP_FSB_COMP | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_FSB_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| CLK_FSB | * | =3X_DIELECTRIC | ? | CLK_FSB | TOP,BOTTOM | =4X_DIELECTRIC | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | NET_TYPE | SPACING | |
|---------------------------|--------------|--------------|---------|-----------------------|
| FSB_DATA_GROUP0 | FSB_50S | FSB_DATA | | FSB D L<15..0> |
| FSB_DATA_GROUP0 | FSB_50S | FSB_DATA | | FSB DINV L<0> |
| FSB_DSTR0 | FSB_DSTR_50S | FSB_DSTR | | FSB DSTB L P<0> |
| FSB_DSTR0 | FSB_DSTR_50S | FSB_DSTR | | FSB DSTB L N<0> |
| FSB_DATA_GROUP1 | FSB_50S | FSB_DATA | | FSB D L<31..16> |
| FSB_DATA_GROUP1 | FSB_50S | FSB_DATA | | FSB DINV L<1> |
| FSB_DSTR1 | FSB_DSTR_50S | FSB_DSTR | | FSB DSTB L P<1> |
| FSB_DSTR1 | FSB_DSTR_50S | FSB_DSTR | | FSB DSTB L N<1> |
| FSB_DATA_GROUP2 | FSB_50S | FSB_DATA | | FSB D L<47..32> |
| FSB_DATA_GROUP2 | FSB_50S | FSB_DATA | | FSB DINV L<2> |
| FSB_DSTR2 | FSB_DSTR_50S | FSB_DSTR | | FSB DSTB L P<2> |
| FSB_DSTR2 | FSB_DSTR_50S | FSB_DSTR | | FSB DSTB L N<2> |
| FSB_DATA_GROUP3 | FSB_50S | FSB_DATA | | FSB D L<63..48> |
| FSB_DATA_GROUP3 | FSB_50S | FSB_DATA | | FSB DINV L<3> |
| FSB_DSTR3 | FSB_DSTR_50S | FSB_DSTR | | FSB DSTB L P<3> |
| FSB_DSTR3 | FSB_DSTR_50S | FSB_DSTR | | FSB DSTB L N<3> |
| FSB_ADDR_GROUP0 | FSB_50S | FSB_ADDR | | FSB A L<16..3> |
| FSB_ADDR_GROUP0 | FSB_50S | FSB_ADDR | | FSB REQ L<4..0> |
| FSB_ADSTB0 | FSB_50S | FSB_ADSTB | | FSB ADSTB L<0> |
| FSB_ADDR_GROUP1 | FSB_50S | FSB_ADDR | | FSB A L<35..17> |
| FSB_ADDR_GROUP1 | FSB_50S | FSB_ADDR | | FSB ADSTB L<1> |
| FSB_1X | FSB_50S | FSB_1X | | FSB ADS L |
| FSB_BREQ0 | FSB_50S | FSB_1X | | FSB BREQ0 L |
| FSB_BREQ1 | FSB_50S | FSB_1X | | FSB BREQ1 L |
| FSB_1X | FSB_50S | FSB_1X | | FSB BNR L |
| FSB_1X | FSB_50S | FSB_1X | | FSB BPR L |
| FSB_1X | FSB_50S | FSB_1X | | FSB DBSY L |
| FSB_1X | FSB_50S | FSB_1X | | FSB DEFER L |
| FSB_1X | FSB_50S | FSB_1X | | FSB DRDY L |
| FSB_1X | FSB_50S | FSB_1X | | FSB HIT L |
| FSB_1X | FSB_50S | FSB_1X | | FSB HITM L |
| FSB_1X | FSB_50S | FSB_1X | | FSB LOCK L |
| FSB_CPURST_L | FSB_50S | FSB_1X | | FSB CPURST L |
| FSB_1X | FSB_50S | FSB_1X | | FSB RS L<2..0> |
| FSB_1X | FSB_50S | FSB_1X | | FSB TRDY L |
| CPU_ASYNC | CPU_50S | CPU_AGTL | | CPU A20M L |
| CPU_BSEL | CPU_50S | CPU_AGTL | | CPU BSEL<2..0> |
| CPU_FERR_P | CPU_50S | CPU_BMI | | CPU FERR L |
| CPU_ASYNC | CPU_50S | CPU_AGTL | | CPU IGARNE L |
| CPU_INIT_L | CPU_50S | CPU_AGTL | | CPU INIT L |
| CPU_ASYNC_R | CPU_50S | CPU_AGTL | | CPU INTR |
| CPU_ASYNC_R | CPU_50S | CPU_AGTL | | CPU NMI |
| CPU_PROCHOT_L | CPU_50S | CPU_AGTL | | CPU PROCHOT L |
| CPU_PWRGD | CPU_50S | CPU_AGTL | | CPU PWRGD |
| CPU_ASYNC | CPU_50S | CPU_AGTL | | CPU SMI L |
| CPU_ASYNC | CPU_50S | CPU_AGTL | | CPU STPECK L |
| PM_THERMTRIP_L | CPU_50S | CPU_BMI | | PM THERMTRIP L |
| FSB_CPURST_P | CPU_50S | CPU_AGTL | | FSB CPURST L |
| CPU_PRRM_SR | CPU_50S | CPU_AGTL | | CPU DBSLP L |
| CPU_DPRSTP_L | CPU_50S | CPU_AGTL | | CPU DPRSTP L |
| CPU_ASYNC | CPU_50S | CPU_AGTL | | FSB DPWR L |
| MCP_CPU_COMP | MCP_50S | MCP_FSB_COMP | | MCP BCLK VML COMP VDD |
| MCP_CPU_COMP | MCP_50S | MCP_FSB_COMP | | MCP BCLK VML COMP GND |
| MCP_CPU_COMP | MCP_50S | MCP_FSB_COMP | | MCP CPU COMP VCC |
| MCP_CPU_COMP | MCP_50S | MCP_FSB_COMP | | MCP CPU COMP GND |
| FSB_CLK_CPU | CLK_FSB_100D | CLK_FSB | | FSB CLK CPU P |
| FSB_CLK_CPU | CLK_FSB_100D | CLK_FSB | | FSB CLK CPU N |
| FSB_CLK_ITP_P | CLK_FSB_100D | CLK_FSB | | FSB CLK ITP P |
| FSB_CLK_ITP_N | CLK_FSB_100D | CLK_FSB | | FSB CLK ITP N |
| FSB_CLK_MCP_P | CLK_FSB_100D | CLK_FSB | | FSB CLK MCP P |
| FSB_CLK_MCP_N | CLK_FSB_100D | CLK_FSB | | FSB CLK MCP N |
| CPU_IERR_L | CPU_50S | | | CPU IERR L |
| PM_DPRSPLVR | CPU_50S | CPU_AGTL | | PM DPRSLPVR |
| (See above) | CPU_50S | CPU_AGTL | | IMVP DPRSLPVR |
| CPU_GTLREF | CPU_50S | CPU_GTLREF | | CPU GTLREF |
| CPU_COMP | CPU_50S | CPU_COMP | | CPU COMP<3> |
| CPU_COMP | CPU_27P4S | CPU_COMP | | CPU COMP<2> |
| CPU_COMP | CPU_50S | CPU_COMP | | CPU COMP<1> |
| CPU_COMP | CPU_27P4S | CPU_COMP | | CPU COMP<0> |
| XDP_TDI | CPU_50S | CPU_ITP | | XDP TDI |
| XDP_TDO | CPU_50S | CPU_ITP | | XDP TDO |
| XDP_TMS | CPU_50S | CPU_ITP | | XDP TMS |
| XDP_TCK | CPU_50S | CPU_ITP | | XDP TCK |
| XDP_TRST_L | CPU_50S | CPU_ITP | | XDP TRST L |
| XDP_BPM_P | CPU_50S | CPU_ITP | | XDP BPM L<4..0> |
| XDP_BPM_N | CPU_50S | CPU_ITP | | XDP BPM L<5> |
| (FSB_CPURST_L) | CPU_50S | CPU_ITP | | XDP CPURST L |
| CPU_VID<6..0> | CPU_50S | CPU_BMI | | CPU VID<6..0> |
| IMVP6_VID<6..0> | CPU_50S | CPU_BMI | | IMVP6 VID<6..0> |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | | CPU VCCSENSE P |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | | CPU VCCSENSE N |
| (CPU_VCCSENSE) | CPU_27P4S | CPU_VCCSENSE | | IMVP6_VSEN P |
| (CPU_VCCSENSE) | CPU_27P4S | CPU_VCCSENSE | | IMVP6_VSEN N |

CPU/FSB Constraints

SYNC_MASTER=T18_MLB SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|-------|----------------|------|
| APPLE INC. | SCALE | DRAWING NUMBER | REV. |
| | NONE | D 051-7537 | A |
| | SHEET | OF | |
| | NONE | 100 | 109 |

Memory Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MEM_40S | * | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =STANDARD | =STANDARD |
| MEM_40S_VDD | * | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =STANDARD | =STANDARD |
| MEM_70D | * | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF |
| MEM_70D_VDD | * | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MEM_CLK2MEM | * | =4:1_SPACING | ? |
| MEM_CTRL2CTRL | * | =2:1_SPACING | ? |
| MEM_CTRL2MEM | * | =2.5:1_SPACING | ? |
| MEM_CMD2CMD | * | =1.5:1_SPACING | ? |
| MEM_CMD2MEM | * | =3:1_SPACING | ? |
| MEM_DATA2DATA | * | =1.5:1_SPACING | ? |
| MEM_DATA2MEM | * | =3:1_SPACING | ? |
| MEM_DQS2MEM | * | =3:1_SPACING | ? |
| MEM_2OTHER | * | 25 MIL | ? |

Memory Bus Spacing Group Assignments

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CLK | MEM_CLK | * | MEM_CLK2MEM |
| MEM_CLK | MEM_CTRL | * | MEM_CLK2MEM |
| MEM_CLK | MEM_CMD | * | MEM_CLK2MEM |
| MEM_CLK | MEM_DATA | * | MEM_CLK2MEM |
| MEM_CLK | MEM_DQS | * | MEM_CLK2MEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CMD | MEM_CMD | * | MEM_CMD2MEM |
| MEM_CMD | MEM_CTRL | * | MEM_CMD2MEM |
| MEM_CMD | MEM_CMD | * | MEM_CMD2CMD |
| MEM_CMD | MEM_DATA | * | MEM_CMD2MEM |
| MEM_CMD | MEM_DQS | * | MEM_CMD2MEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CTRL | MEM_CTRL | * | MEM_CTRL2CTRL |
| MEM_CTRL | MEM_CTRL | * | MEM_CTRL2MEM |
| MEM_CTRL | MEM_CMD | * | MEM_CTRL2MEM |
| MEM_CTRL | MEM_DATA | * | MEM_CTRL2MEM |
| MEM_CTRL | MEM_DQS | * | MEM_CTRL2MEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_DQS | MEM_CLK | * | MEM_DQS2MEM |
| MEM_DQS | MEM_CTRL | * | MEM_DQS2MEM |
| MEM_DQS | MEM_CMD | * | MEM_DQS2MEM |
| MEM_DQS | MEM_DATA | * | MEM_DQS2MEM |
| MEM_DQS | MEM_DQS | * | MEM_DQS2MEM |

Need to support MEM*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_MEM_COMP | * | Y | 7 MIL | 7 MIL | =STANDARD | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MCP_MEM_COMP | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties


| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | NET_TYPE | SPACING | |
|---------------------------|--------------|--------------|---------|--|
| MEM_A_CLK | MEM_70D_VDD | MEM_CLK | | MEM_A_CLK P<5..0> 1585 2805 2807 |
| MEM_A_CLK | MEM_70D_VDD | MEM_CLK | | MEM_A_CLK N<5..0> 1585 2805 2807 |
| MEM_A_CTRL | MEM_40S_VDD | MEM_CTRL | | MEM_A_CKE<3..0> 15A5 2805 2807 |
| MEM_A_CTRL | MEM_40S_VDD | MEM_CTRL | | MEM_A_CS L<3..0> 15A5 2805 2807 |
| MEM_A_CTRL | MEM_40S_VDD | MEM_CTRL | | MEM_A_ODT<3..0> 15A5 2805 |
| MEM_A_CMD | MEM_40S_VDD | MEM_CMD | | MEM_A A<14..0> 15A5 1505 2805 2807 |
| MEM_A_CMD | MEM_40S_VDD | MEM_CMD | | MEM_A BA<2..0> 1505 2805 2807 |
| MEM_A_CMD | MEM_40S_VDD | MEM_CMD | | MEM_A RAS L 1505 2805 |
| MEM_A_CMD | MEM_40S_VDD | MEM_CMD | | MEM_A CAS L 1505 2807 |
| MEM_A_CMD | MEM_40S_VDD | MEM_CMD | | MEM_A WE L 1505 2807 |
| MEM_A_DQ_BYTE0 | MEM_40S | MEM_DATA | | MEM_A DQ<7..0> 15A7 2802 2804 2802 2804 |
| MEM_A_DQ_BYTE1 | MEM_40S | MEM_DATA | | MEM_A DQ<15..8> 15A7 2802 2804 |
| MEM_A_DQ_BYTE2 | MEM_40S | MEM_DATA | | MEM_A DQ<23..16> 15A7 1507 2882 2884 2802 2804 |
| MEM_A_DQ_BYTE3 | MEM_40S | MEM_DATA | | MEM_A DQ<31..24> 1507 2802 2804 |
| MEM_A_DQ_BYTE4 | MEM_40S | MEM_DATA | | MEM_A DQ<39..32> 1507 2886 2887 |
| MEM_A_DQ_BYTE5 | MEM_40S | MEM_DATA | | MEM_A DQ<47..40> 1507 2886 2887 |
| MEM_A_DQ_BYTE6 | MEM_40S | MEM_DATA | | MEM_A DQ<55..48> 1507 2886 2887 |
| MEM_A_DQ_BYTE7 | MEM_40S | MEM_DATA | | MEM_A DQ<63..56> 1507 28A5 28A7 |
| MEM_A_DQ_BYTE8 | MEM_40S | MEM_DATA | | MEM_A DM<0> 15A7 2804 |
| MEM_A_DQ_BYTE9 | MEM_40S | MEM_DATA | | MEM_A DM<1> 15A7 2802 |
| MEM_A_DQ_BYTE10 | MEM_40S | MEM_DATA | | MEM_A DM<2> 15A7 2884 |
| MEM_A_DQ_BYTE11 | MEM_40S | MEM_DATA | | MEM_A DM<3> 15A7 2802 |
| MEM_A_DQ_BYTE12 | MEM_40S | MEM_DATA | | MEM_A DM<4> 15A7 2886 |
| MEM_A_DQ_BYTE13 | MEM_40S | MEM_DATA | | MEM_A DM<5> 15A7 2887 |
| MEM_A_DQ_BYTE14 | MEM_40S | MEM_DATA | | MEM_A DM<6> 15A7 2885 |
| MEM_A_DQ_BYTE15 | MEM_40S | MEM_DATA | | MEM_A DM<7> 15A7 28A7 |
| MEM_A_DQS0 | MEM_70D | MEM_DQS | | MEM_A DQS P<0> 1505 2802 |
| MEM_A_DQS0 | MEM_70D | MEM_DQS | | MEM_A DQS N<0> 1505 2802 |
| MEM_A_DQS1 | MEM_70D | MEM_DQS | | MEM_A DQS P<1> 1505 2804 |
| MEM_A_DQS1 | MEM_70D | MEM_DQS | | MEM_A DQS N<1> 1505 2804 |
| MEM_A_DQS2 | MEM_70D | MEM_DQS | | MEM_A DQS P<2> 1505 2882 |
| MEM_A_DQS2 | MEM_70D | MEM_DQS | | MEM_A DQS N<2> 1505 2882 |
| MEM_A_DQS3 | MEM_70D | MEM_DQS | | MEM_A DQS P<3> 1505 2804 |
| MEM_A_DQS3 | MEM_70D | MEM_DQS | | MEM_A DQS N<3> 1505 2804 |
| MEM_A_DQS4 | MEM_70D | MEM_DQS | | MEM_A DQS P<4> 1505 2887 |
| MEM_A_DQS4 | MEM_70D | MEM_DQS | | MEM_A DQS N<4> 1505 2887 |
| MEM_A_DQS5 | MEM_70D | MEM_DQS | | MEM_A DQS P<5> 1505 2885 |
| MEM_A_DQS5 | MEM_70D | MEM_DQS | | MEM_A DQS N<5> 1505 2885 |
| MEM_A_DQS6 | MEM_70D | MEM_DQS | | MEM_A DQS P<6> 1505 2887 |
| MEM_A_DQS6 | MEM_70D | MEM_DQS | | MEM_A DQS N<6> 1505 2887 |
| MEM_A_DQS7 | MEM_70D | MEM_DQS | | MEM_A DQS P<7> 1505 28A5 |
| MEM_A_DQS7 | MEM_70D | MEM_DQS | | MEM_A DQS N<7> 1505 28A5 |
| MEM_B_CLK | MEM_70D_VDD | MEM_CLK | | MEM_B_CLK P<5..0> 15A1 2905 2907 |
| MEM_B_CLK | MEM_70D_VDD | MEM_CLK | | MEM_B_CLK N<5..0> 15A1 2905 2907 |
| MEM_B_CTRL | MEM_40S_VDD | MEM_CTRL | | MEM_B_CKE<3..0> 15A1 2905 2907 |
| MEM_B_CTRL | MEM_40S_VDD | MEM_CTRL | | MEM_B_CS L<3..0> 15A1 2905 2907 |
| MEM_B_CTRL | MEM_40S_VDD | MEM_CTRL | | MEM_B_ODT<3..0> 15A1 2905 |
| MEM_B_CMD | MEM_40S_VDD | MEM_CMD | | MEM_B A<14..0> 15A1 1501 2905 2907 |
| MEM_B_CMD | MEM_40S_VDD | MEM_CMD | | MEM_B BA<2..0> 1501 2905 2907 |
| MEM_B_CMD | MEM_40S_VDD | MEM_CMD | | MEM_B RAS L 1501 2905 |
| MEM_B_CMD | MEM_40S_VDD | MEM_CMD | | MEM_B CAS L 1501 2907 |
| MEM_B_CMD | MEM_40S_VDD | MEM_CMD | | MEM_B WE L 1501 2907 |
| MEM_B_DQ_BYTE0 | MEM_40S | MEM_DATA | | MEM_B DQ<7..0> 15A3 2902 2904 2902 2904 |
| MEM_B_DQ_BYTE1 | MEM_40S | MEM_DATA | | MEM_B DQ<15..8> 15A3 2902 2904 |
| MEM_B_DQ_BYTE2 | MEM_40S | MEM_DATA | | MEM_B DQ<23..16> 15A3 1503 2902 2904 |
| MEM_B_DQ_BYTE3 | MEM_40S | MEM_DATA | | MEM_B DQ<31..24> 1503 2982 2984 2902 2904 |
| MEM_B_DQ_BYTE4 | MEM_40S | MEM_DATA | | MEM_B DQ<39..32> 1503 2986 2987 |
| MEM_B_DQ_BYTE5 | MEM_40S | MEM_DATA | | MEM_B DQ<47..40> 1503 2986 2987 |
| MEM_B_DQ_BYTE6 | MEM_40S | MEM_DATA | | MEM_B DQ<55..48> 1503 2986 2987 |
| MEM_B_DQ_BYTE7 | MEM_40S | MEM_DATA | | MEM_B DQ<63..56> 1503 29A5 29A7 |
| MEM_B_DQ_BYTE8 | MEM_40S | MEM_DATA | | MEM_B DM<0> 15A3 2904 |
| MEM_B_DQ_BYTE9 | MEM_40S | MEM_DATA | | MEM_B DM<1> 15A3 2902 |
| MEM_B_DQ_BYTE10 | MEM_40S | MEM_DATA | | MEM_B DM<2> 15A3 2902 |
| MEM_B_DQ_BYTE11 | MEM_40S | MEM_DATA | | MEM_B DM<3> 15A3 2984 |
| MEM_B_DQ_BYTE12 | MEM_40S | MEM_DATA | | MEM_B DM<4> 15A3 2986 |
| MEM_B_DQ_BYTE13 | MEM_40S | MEM_DATA | | MEM_B DM<5> 15A3 2987 |
| MEM_B_DQ_BYTE14 | MEM_40S | MEM_DATA | | MEM_B DM<6> 15A3 2985 |
| MEM_B_DQ_BYTE15 | MEM_40S | MEM_DATA | | MEM_B DM<7> 15A3 29A7 |
| MEM_B_DQS0 | MEM_70D | MEM_DQS | | MEM_B DQS P<0> 1501 2902 |
| MEM_B_DQS0 | MEM_70D | MEM_DQS | | MEM_B DQS N<0> 1501 2902 |
| MEM_B_DQS1 | MEM_70D | MEM_DQS | | MEM_B DQS P<1> 1501 2904 |
| MEM_B_DQS1 | MEM_70D | MEM_DQS | | MEM_B DQS N<1> 1501 2904 |
| MEM_B_DQS2 | MEM_70D | MEM_DQS | | MEM_B DQS P<2> 1501 2904 |
| MEM_B_DQS2 | MEM_70D | MEM_DQS | | MEM_B DQS N<2> 1501 2904 |
| MEM_B_DQS3 | MEM_70D | MEM_DQS | | MEM_B DQS P<3> 1501 2982 |
| MEM_B_DQS3 | MEM_70D | MEM_DQS | | MEM_B DQS N<3> 1501 2982 |
| MEM_B_DQS4 | MEM_70D | MEM_DQS | | MEM_B DQS P<4> 1501 2987 |
| MEM_B_DQS4 | MEM_70D | MEM_DQS | | MEM_B DQS N<4> 1501 2987 |
| MEM_B_DQS5 | MEM_70D | MEM_DQS | | MEM_B DQS P<5> 1501 2985 |
| MEM_B_DQS5 | MEM_70D | MEM_DQS | | MEM_B DQS N<5> 1501 2985 |
| MEM_B_DQS6 | MEM_70D | MEM_DQS | | MEM_B DQS P<6> 1501 2987 |
| MEM_B_DQS6 | MEM_70D | MEM_DQS | | MEM_B DQS N<6> 1501 2987 |
| MEM_B_DQS7 | MEM_70D | MEM_DQS | | MEM_B DQS P<7> 1501 29A5 |
| MEM_B_DQS7 | MEM_70D | MEM_DQS | | MEM_B DQS N<7> 1501 29A5 |
| MCP_MEM_COMP | MCP_MEM_COMP | MCP_MEM_COMP | | MCP MEM COMP VDD 1606 |
| MCP_MEM_COMP | MCP_MEM_COMP | MCP_MEM_COMP | | MCP MEM COMP GND 1606 |

Memory Constraints

SYNC_MASTER=T18_MLB SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | |
|-------|----------------|------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7537 | A |
| SCALE | SHT | OF |
| NONE | 101 | 109 |

www.laptop-schematics.com

PCI-Express

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCI_E_90D | * | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF |
| CLK_PCI_E_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PCI_E | * | =3X_DIELECTRIC | ? |
| CLK_PCI_E | * | 20 MIL | ? |
| MCP_PEX_COMP | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|------------|----------------------|--------|
| PCI_E | TOP,BOTTOM | =4X_DIELECTRIC | ? |

D

Digital Video Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DP_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| LVDS_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| MCP_DV_COMP | * | ? | 20 MIL | 20 MIL | =STANDARD | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DISPLAYPORT | * | =3X_DIELECTRIC | ? |
| LVDS | * | =3X_DIELECTRIC | ? |

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SATA_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| SATA_100D_HDD | * | =100_OHM_DIFF_HDD | =100_OHM_DIFF_HDD | =100_OHM_DIFF_HDD | =100_OHM_DIFF_HDD | =100_OHM_DIFF_HDD | =100_OHM_DIFF_HDD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SATA | * | =4X_DIELECTRIC | ? |
| SATA_TERM | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

B

A

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|-----------------|------------------------|---------------------------|---------------------|
| | PHYSICAL | SPACING | | |
| PCI_E_90D | PCI_E_90D | PCI_E | PCI_E MINI R2D P | 706 3107 |
| | PCI_E_90D | PCI_E | PCI_E MINI R2D N | 706 3107 |
| | PCI_E_90D | PCI_E | PCI_E MINI R2D C P | 1783 3105 |
| | PCI_E_90D | PCI_E | PCI_E MINI R2D C N | 1783 3105 |
| | PCI_E_90D | PCI_E | PCI_E MINI D2R P | 706 1786 3107 |
| | PCI_E_90D | PCI_E | PCI_E MINI D2R N | 706 1786 3107 |
| | PCI_E_90D | PCI_E | PCI_E FC R2D P | 3205 |
| | PCI_E_90D | PCI_E | PCI_E FC R2D N | 3205 |
| | PCI_E_90D | PCI_E | PCI_E FC R2D C P | 986 3206 |
| | PCI_E_90D | PCI_E | PCI_E FC R2D C N | 986 3206 |
| MCP_PEX_CLK | CLK_PCI_E_100D | CLK_PCI_E | PCI_E CLK100M MINI P | 1703 3105 |
| | CLK_PCI_E_100D | CLK_PCI_E | PCI_E CLK100M MINI N | 1703 3105 |
| MCP_PEX_CLK | CLK_PCI_E_100D | CLK_PCI_E | PCI_E CLK100M MINI CONN P | 706 3108 |
| | CLK_PCI_E_100D | CLK_PCI_E | PCI_E CLK100M MINI CONN N | 706 3108 |
| MCP_PEX_CLK | CLK_PCI_E_100D | CLK_PCI_E | PCI_E CLK100M FC P | 986 3205 |
| | CLK_PCI_E_100D | CLK_PCI_E | PCI_E CLK100M FC N | 986 3205 |
| MCP_PEX_CLK_COMP | MCP_PEX_COMP | MCP_PEX_CLK_COMP | 17A6 | |
| DP_100D | DP_100D | DISPLAYPORT | TMDS IG TXC P | |
| | DP_100D | DISPLAYPORT | TMDS IG TXC N | |
| | DP_100D | DISPLAYPORT | TMDS IG TXD P<2..0> | |
| | DP_100D | DISPLAYPORT | TMDS IG TXD N<2..0> | |
| | DP_100D | DISPLAYPORT | DP ML P<3..0> | 6701 68C1 68C8 |
| | DP_100D | DISPLAYPORT | DP ML C P<3..0> | 6802 68C7 |
| | DP_100D | DISPLAYPORT | DP ML N<3..0> | 6701 68A1 68C1 68C8 |
| | DP_100D | DISPLAYPORT | DP ML C N<3..0> | 68A2 68C2 68C7 |
| | DP_100D | DISPLAYPORT | DP IG AUX CH P | 1886 67C7 |
| | DP_100D | DISPLAYPORT | DP IG AUX CH N | 1886 67A7 |
| LVDS_100D | LVDS_100D | LVDS | DP_AUX_CH_SW_P | 6706 |
| | LVDS_100D | LVDS | DP_AUX_CH_SW_N | 6705 |
| | LVDS_100D | LVDS | DP_AUX_CH_C_P | 6704 6808 |
| | LVDS_100D | LVDS | DP_AUX_CH_C_N | 6704 6888 |
| | MCP_HDMI_RSET | MCP_DV_COMP | MCP HDMI RSET | 18A6 25C7 |
| | MCP_HDMI_VPROBE | MCP_DV_COMP | MCP HDMI VPROBE | 18A6 25C7 |
| | LVDS_IG_A_CLK | LVDS_100D | LVDS IG A CLK P | 18B3 66A3 |
| | LVDS_IG_A_CLK | LVDS_100D | LVDS IG A CLK F P | 707 66B2 |
| | LVDS_IG_A_CLK | LVDS_100D | LVDS IG A CLK N | 18B3 66A3 |
| | LVDS_IG_A_CLK | LVDS_100D | LVDS IG A CLK F N | 707 66B2 |
| LVDS_IG_A_DATA | LVDS_100D | LVDS IG A DATA P<2..0> | 707 18B3 66C2 | |
| LVDS_IG_A_DATA | LVDS_100D | LVDS IG A DATA N<2..0> | 707 18B3 66C2 | |
| DP_100D | DISPLAYPORT | DP ML CONN P<3..0> | 68C3 68C4 68C5 | |
| DP_100D | DISPLAYPORT | DP ML CONN N<3..0> | 68B3 68C3 68C4 68C5 | |
| MCP_IFFAB_RSET | MCP_DV_COMP | MCP IFFAB RSET | 18A3 2506 | |
| MCP_IFFAB_VPROBE | MCP_DV_COMP | MCP IFFAB VPROBE | 18A3 2506 | |
| SATA_HDD_R2D | SATA_100D_HDD | SATA | SATA HDD R2D C P | 2006 36A3 |
| SATA_HDD_R2D | SATA_100D_HDD | SATA | SATA HDD R2D C N | 2006 36A3 |
| SATA_HDD_R2D | SATA_100D_HDD | SATA | SATA HDD R2D P | 705 36A7 |
| SATA_HDD_R2D | SATA_100D_HDD | SATA | SATA HDD R2D N | 705 36A7 |
| SATA_HDD_R2D | SATA_100D_HDD | SATA | SATA HDD R2D UF P | 36A5 |
| SATA_HDD_R2D | SATA_100D_HDD | SATA | SATA HDD R2D UF N | 36A5 |
| SATA_HDD_D2R | SATA_100D_HDD | SATA | SATA HDD D2R P | 2006 36A3 |
| SATA_HDD_D2R | SATA_100D_HDD | SATA | SATA HDD D2R N | 2006 36A3 |
| SATA_HDD_D2R | SATA_100D_HDD | SATA | SATA HDD D2R C P | 705 36A7 |
| SATA_HDD_D2R | SATA_100D_HDD | SATA | SATA HDD D2R C N | 705 36A7 |
| SATA_HDD_D2R | SATA_100D_HDD | SATA | SATA HDD D2R UF P | 36A5 |
| SATA_HDD_D2R | SATA_100D_HDD | SATA | SATA HDD D2R UF N | 36A5 |
| SATA_ODD_R2D | SATA_100D | SATA | SATA ODD R2D C P | 2006 36C2 |
| SATA_ODD_R2D | SATA_100D | SATA | SATA ODD R2D C N | 2006 36C2 |
| SATA_ODD_R2D | SATA_100D | SATA | SATA ODD R2D P | 787 36B5 |
| SATA_ODD_R2D | SATA_100D | SATA | SATA ODD R2D N | 787 705 36B5 |
| SATA_ODD_R2D | SATA_100D | SATA | SATA ODD R2D UF P | 36C4 |
| SATA_ODD_R2D | SATA_100D | SATA | SATA ODD R2D UF N | 36C4 |
| SATA_ODD_D2R | SATA_100D | SATA | SATA ODD D2R P | 2006 36B2 |
| SATA_ODD_D2R | SATA_100D | SATA | SATA ODD D2R N | 2006 36B2 |
| SATA_ODD_D2R | SATA_100D | SATA | SATA ODD D2R C P | 787 36B5 |
| SATA_ODD_D2R | SATA_100D | SATA | SATA ODD D2R C N | 787 36B5 |
| SATA_ODD_D2R | SATA_100D | SATA | SATA ODD D2R UF P | 36B4 |
| SATA_ODD_D2R | SATA_100D | SATA | SATA ODD D2R UF N | 36B4 |
| MCP_SATA_TERM | SATA_100D | SATA_TERM | MCP_SATA_TERM | 20A6 |

MCP Constraints 1

SYNC_MASTER=T18_MLB SYNC_DATE=01/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|--|-------|----------------|------|
|  APPLE INC. | SCALE | DRAWING NUMBER | REV. |
| | NONE | 051-7537 | A |
| | SHT | OF | |
| | 102 | 109 | |

PCI Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCI_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| CLK_PCI_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PCI | * | =STANDARD | ? |
| CLK_PCI | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| LPC_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| CLK_LPC_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| LPC | * | 6 MIL | ? |
| CLK_LPC | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_USB_RBIA5 | * | =STANDARD | 8 MIL | 8 MIL | =STANDARD | =STANDARD | =STANDARD |
| USB_90D | * | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| USB | * | =2x_DIELECTRIC | ? | USB | TOP,BOTTOM | =4x_DIELECTRIC | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SMB_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SMB | * | =2x_DIELECTRIC | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| HDA_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| HDA | * | =2x_DIELECTRIC | ? |
| MCP_HDA_COMP | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_SLOW_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_SLOW | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SPI_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SPI | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | NET_TYPE | SPACING | |
|---------------------------|---------------|----------|---------|----------------------------------|
| MCP_DEBUG | PCI_55S | PCI | | MCP_DEBUG<7..0> 1303 1907 |
| PCI_AD | PCI_55S | PCI | | PCI_AD<23..8> |
| PCI_AD24 | PCI_55S | PCI | | PCI_AD<24> |
| PCI_AD | PCI_55S | PCI | | PCI_AD<31..25> |
| PCI_AD | PCI_55S | PCI | | PCI_PAR |
| PCI_C_BE_L | PCI_55S | PCI | | PCI_C_BE_L<3..0> |
| PCI_CNTL | PCI_55S | PCI | | PCI_TRDY_L |
| PCI_CNTL | PCI_55S | PCI | | PCI_DEVSEL_L |
| PCI_CNTL | PCI_55S | PCI | | PCI_PERR_L |
| PCI_CNTL | PCI_55S | PCI | | PCI_SERR_L |
| PCI_CNTL | PCI_55S | PCI | | PCI_STOP_L |
| PCI_CNTL | PCI_55S | PCI | | PCI_TRDY_L |
| PCI_CNTL | PCI_55S | PCI | | PCI_FRAME_L |
| PCI_BE00_I | PCI_55S | PCI | | PCI_BE00_I 1902 1907 |
| PCI_GNT0_L | PCI_55S | PCI | | PCI_GNT0_L 1902 1907 |
| PCI_BE01_I | PCI_55S | PCI | | PCI_BE01_I |
| PCI_GNT1_L | PCI_55S | PCI | | PCI_GNT1_L |
| PCI_INTX_I | PCI_55S | PCI | | PCI_INTX_L |
| PCI_INTX_I | PCI_55S | PCI | | PCI_INTX_L |
| PCI_INTX_I | PCI_55S | PCI | | PCI_INTX_L |
| PCI_INTX_I | PCI_55S | PCI | | PCI_INTX_L |
| MCP_PCI_CLK2 | CLK_PCI_55S | CLK_PCI | | PCI_CLK33M MCP_R 1905 |
| | CLK_PCI_55S | CLK_PCI | | PCI_CLK33M MCP 1905 |
| LPC_AD | LPC_55S | LPC | | LPC_AD<3..0> 1983 3908 4103 4105 |
| LPC_FRAME_L | LPC_55S | LPC | | LPC_FRAME_L 1903 3908 4105 |
| LPC_RESET_I | LPC_55S | LPC | | LPC_RESET_L 1983 2604 |
| MCP_LPC_CLK0 | CLK_LPC_55S | CLK_LPC | | LPC_CLK33M SMC_R 1983 2604 |
| | CLK_LPC_55S | CLK_LPC | | LPC_CLK33M SMC 2601 3908 |
| | CLK_LPC_55S | CLK_LPC | | LPC_CLK33M LPCPLUS 2681 4103 |
| USB_EXTN_P | USB_90D | USB | | USB_EXTN_P 2003 3748 |
| USB_EXTN_N | USB_90D | USB | | USB_EXTN_N 2003 3748 |
| USB_EXTN_MUXED_P | USB_90D | USB | | USB_EXTN_MUXED_P 3704 |
| USB_EXTN_MUXED_N | USB_90D | USB | | USB_EXTN_MUXED_N 3704 |
| CONN_USB_EXTN_P | USB_90D | USB | | CONN_USB_EXTN_P 3703 |
| CONN_USB_EXTN_N | USB_90D | USB | | CONN_USB_EXTN_N 3703 |
| USB_CAMERA_P | USB_90D | USB | | USB_CAMERA_P 2003 3185 |
| USB_CAMERA_N | USB_90D | USB | | USB_CAMERA_N 2003 3185 |
| USB_CAMERA_CONN_P | USB_90D | USB | | USB_CAMERA_CONN_P 705 3187 |
| USB_CAMERA_CONN_N | USB_90D | USB | | USB_CAMERA_CONN_N 705 3187 |
| USB_BT_P | USB_90D | USB | | USB_BT_P 2003 3188 |
| USB_BT_N | USB_90D | USB | | USB_BT_N 2003 3188 |
| CONN_USB2_BT_P | USB_90D | USB | | CONN_USB2_BT_P 705 3187 |
| CONN_USB2_BT_N | USB_90D | USB | | CONN_USB2_BT_N 705 3187 |
| USB_TPAD_P | USB_90D | USB | | USB_TPAD_P 2003 4788 |
| USB_TPAD_N | USB_90D | USB | | USB_TPAD_N 2003 4788 |
| USB_TPAD_R_P | USB_90D | USB | | USB_TPAD_R_P 4787 |
| USB_TPAD_R_N | USB_90D | USB | | USB_TPAD_R_N 4787 |
| USB_IR_P | USB_90D | USB | | USB_IR_P 2003 3807 |
| USB_IR_N | USB_90D | USB | | USB_IR_N 2003 3807 |
| USB_EXTB_P | USB_90D | USB | | USB_EXTB_P 2003 3744 |
| USB_EXTB_N | USB_90D | USB | | USB_EXTB_N 2003 3744 |
| CONN_USB_EXTB_P | USB_90D | USB | | CONN_USB_EXTB_P 3743 |
| CONN_USB_EXTB_N | USB_90D | USB | | CONN_USB_EXTB_N 3743 |
| MCP_USB_RBIA5 | MCP_USB_RBIA5 | | | MCP_USB_RBIA5_GND 2084 |
| SMBUS_MCP_0_CLK | SMB_55S | SMB | | SMBUS_MCP_0_CLK 1386 2103 4208 |
| SMBUS_MCP_0_DATA | SMB_55S | SMB | | SMBUS_MCP_0_DATA 1386 2103 4208 |
| SMBUS_MCP_1_CLK | SMB_55S | SMB | | SMBUS_MCP_1_CLK 2103 4208 |
| SMBUS_MCP_1_DATA | SMB_55S | SMB | | SMBUS_MCP_1_DATA 2103 4208 |
| HDA_BIT_CLK | HDA_55S | HDA | | HDA_BIT_CLK 2102 5107 |
| HDA_BIT_CLK_R | HDA_55S | HDA | | HDA_BIT_CLK_R 2187 2104 |
| HDA_SYNC | HDA_55S | HDA | | HDA_SYNC 2102 5107 |
| HDA_SYNC_R | HDA_55S | HDA | | HDA_SYNC_R 2187 2104 |
| HDA_RST_I | HDA_55S | HDA | | HDA_RST_I_L 2187 2104 |
| | HDA_55S | HDA | | HDA_RST_I 2102 5107 |
| HDA_SDINO | HDA_55S | HDA | | HDA_SDINO 2102 5107 |
| HDA_SDOUT | HDA_55S | HDA | | HDA_SDOUT 2102 5107 |
| | HDA_55S | HDA | | HDA_SDOUT_CODEC 2187 2104 |
| MCP_HDA_PULLDN_COMP | MCP_HDA_COMP | | | MCP_HDA_PULLDN_COMP 2107 |
| MCP_SUS_CLK | CLK_SLOW_55S | CLK_SLOW | | PM_CLK32K_SUSCLK_R 2183 2684 |
| | CLK_SLOW_55S | CLK_SLOW | | PM_CLK32K_SUSCLK 2681 3905 |
| SPI_CLK | SPI_55S | SPI | | SPI_CLK_R 2183 4185 4108 |
| | SPI_55S | SPI | | SPI_CLK 4181 5005 |
| | SPI_55S | SPI | | SPI_ALT_CLK 4105 4103 |
| SPI_MOSI | SPI_55S | SPI | | SPI_MOSI_R 2183 4185 4107 |
| | SPI_55S | SPI | | SPI_MOSI 4181 5004 |
| | SPI_55S | SPI | | SPI_ALT_MOSI 4105 4105 |
| SPI_MISO | SPI_55S | SPI | | SPI_MISO 2183 4185 4187 |
| | SPI_55S | SPI | | SPI_MISO_R 5004 |
| | SPI_55S | SPI | | SPI_ALT_MISO 4185 4185 |
| SPI_CS0 | SPI_55S | SPI | | SPI_CS0_R_L 2183 4187 |
| | SPI_55S | SPI | | SPI_CS0_L |
| | SPI_55S | SPI | | SPI_CS1_R_L |
| | SPI_55S | SPI | | SPI_CS1_R_L_USE_MLB 4182 |

MCP Constraints 2

SYNC_MASTER=T18_MLB SYNC_DATE=12/14/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|-------|----------------|------|
| APPLE INC. | SCALE | DRAWING NUMBER | REV. |
| | NONE | D 051-7537 | A |
| | SHT | OF | |
| | 103 | 109 | |

www.laptop-schematics.com

MCP RGMI (Ethernet) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_MII_COMP | * | =STANDARD | 7.5 MIL | 7.5 MIL | =STANDARD | =STANDARD | =STANDARD |
| ENET_MII_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MCP_BUF0_CLK | * | =3:1_SPACING | ? |
| ENET_MII | * | 12 MIL | ? |

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| ENET_MDI_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| ENET_MDI | * | 25 MIL | ? |

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|---------------|--------------|------------------------|----------------|
| | PHYSICAL | SPACING | | |
| MCP_MII_COMP | MCP_MII_COMP | | MCP_MII_COMP_VDD | 1806 |
| MCP_MII_COMP | MCP_MII_COMP | | MCP_MII_COMP_GND | 1806 |
| MCP_CLK25M_BUF0 | ENET_MII_55S | MCP_BUF0_CLK | MCP_CLK25M_BUF0_R | 1803 3445 |
| MCP_CLK25M_BUF0 | ENET_MII_55S | MCP_BUF0_CLK | RTL8211_CLK25M_CKXTAL1 | 3386 3443 |
| ENET_INTR_I | ENET_MII_55S | ENET_MII | ENET_INTR_L | |
| ENET_MDIO | ENET_MII_55S | ENET_MII | ENET_MDIO | 1803 3386 |
| ENET_MDC | ENET_MII_55S | ENET_MII | ENET_MDC | 1803 3386 |
| ENET_PWRDWN_I | ENET_MII_55S | ENET_MII | ENET_PWRDWN_L | |
| ENET_CLK125M_RXCLK_R | ENET_MII_55S | ENET_MII | ENET_CLK125M_RXCLK_R | 3304 |
| ENET_CLK125M_RXCLK | ENET_MII_55S | ENET_MII | ENET_CLK125M_RXCLK | 1806 3301 |
| ENET_RXD_R<3..0> | ENET_MII_55S | ENET_MII | ENET_RXD_R<3..0> | 3384 3304 |
| ENET_RXD<0> | ENET_MII_55S | ENET_MII | ENET_RXD<0> | 1806 3301 |
| ENET_RXD<3..1> | ENET_MII_55S | ENET_MII | ENET_RXD<3..1> | 1806 3381 3301 |
| ENET_RX_CTRL | ENET_MII_55S | ENET_MII | ENET_RX_CTRL | 1806 3381 |
| ENET_RXCTL_R | ENET_MII_55S | ENET_MII | ENET_RXCTL_R | 3384 |
| ENET_CLK125M_TXCLK_R | ENET_MII_55S | ENET_MII | ENET_CLK125M_TXCLK_R | 3306 |
| ENET_CLK125M_TXCLK | ENET_MII_55S | ENET_MII | ENET_CLK125M_TXCLK | 1803 3308 |
| ENET_TXD<0> | ENET_MII_55S | ENET_MII | ENET_TXD<0> | 1803 3306 |
| ENET_TXD<3..1> | ENET_MII_55S | ENET_MII | ENET_TXD<3..1> | 1803 3386 3306 |
| ENET_TX_CTRL | ENET_MII_55S | ENET_MII | ENET_TX_CTRL | 1803 3386 |
| ENET_RESET_L | ENET_MII_55S | ENET_MII | ENET_RESET_L | 1803 3387 |
| ENET_MDI_P<3..0> | ENET_MDI_100D | ENET_MDI | ENET_MDI_P<3..0> | 3383 3587 3507 |
| ENET_MDI_N<3..0> | ENET_MDI_100D | ENET_MDI | ENET_MDI_N<3..0> | 3383 3587 3507 |
| ENET_MDI_TRAN_P<3..0> | ENET_MDI_100D | ENET_MDI | ENET_MDI_TRAN_P<3..0> | 3584 3504 3505 |
| ENET_MDI_TRAN_N<3..0> | ENET_MDI_100D | ENET_MDI | ENET_MDI_TRAN_N<3..0> | 3584 3504 3505 |

Ethernet Constraints

SYNC_MASTER=T18_MLB SYNC_DATE=03/19/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|-------|------|----------------|------|
| | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7537 | A |
| SCALE | SHT | OF | REV. |
| NONE | 104 | 109 | |



8

7

6

5

4

3

2

1

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1TO1_DIFFPAIR | * | =STANDARD | =STANDARD | =STANDARD | =STANDARD | 0.1 MM | 0.1 MM |

SMC SMBus Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | NET_TYPE | | |
|---------------------------|----------|----------|---------|---------------------------------|
| | | PHYSICAL | SPACING | |
| SMBUS_SMC_A_S3_SCL | SMB 55G | SMB | | SMBUS_SMC_A_S3_SCL 785 7D5 42D2 |
| SMBUS_SMC_A_S3_SDA | SMB 55G | SMB | | SMBUS_SMC_A_S3_SDA 785 7C5 42D2 |
| SMBUS_SMC_B_S0_SCL | SMB 55G | SMB | | SMBUS_SMC_B_S0_SCL 42C2 |
| SMBUS_SMC_B_S0_SDA | SMB 55G | SMB | | SMBUS_SMC_B_S0_SDA 42C2 |
| SMBUS_SMC_O_S0_SCL | SMB 55G | SMB | | SMBUS_SMC_O_S0_SCL 42D5 |
| SMBUS_SMC_O_S0_SDA | SMB 55G | SMB | | SMBUS_SMC_O_S0_SDA 42D5 |
| SMBUS_SMC_BSA_SCL | SMB 55G | SMB | | SMBUS_SMC_BSA_SCL 7A7 42C5 |
| SMBUS_SMC_BSA_SDA | SMB 55G | SMB | | SMBUS_SMC_BSA_SDA 42C5 |
| SMBUS_SMC_MGMT_SCL | SMB 55G | SMB | | SMBUS_SMC_MGMT_SCL 42B5 |
| SMBUS_SMC_MGMT_SDA | SMB 55G | SMB | | SMBUS_SMC_MGMT_SDA 42B5 |

SMBus Charger Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | NET_TYPE | | |
|---------------------------|---------------|----------|---------|------------|
| | | PHYSICAL | SPACING | |
| CHGR_CSI | 1TO1_DIFFPAIR | | | CHGR_CSI_P |
| | | | | CHGR_CSI_N |
| CHGR_CSO | 1TO1_DIFFPAIR | | | CHGR_CSO_P |
| | | | | CHGR_CSO_N |

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Preliminary

SMC Constraints

SYNC_MASTER=T18_MLB SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | |
|-------|----------------|------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7537 | A |
| SCALE | SHT | OF |
| NONE | 106 | 109 |

8

7

6

5

4

3

2

1

www.laptop-schematics.com

8

7

6

5

4

3

2

1

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DIFFPAIR | * | =STANDARD | =STANDARD | =STANDARD | =STANDARD | 0.1 MM | 0.1 MM |

M97 SENSOR NET PROPERTIES

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|----------|---------|--------------------|-----------|
| | PHYSICAL | SPACING | | |
| | DIFFPAIR | | CHGR_CSO_R_P | 44A8 5783 |
| | DIFFPAIR | | CHGR_CSO_R_N | 44A8 5783 |
| | DIFFPAIR | | CPUTHMSNS_D2_P | 4505 |
| | DIFFPAIR | | CPUTHMSNS_D2_N | 4505 |
| | DIFFPAIR | | CPU_THERMD_P | 10C6 4506 |
| | DIFFPAIR | | CPU_THERMD_N | 10C6 4506 |
| | DIFFPAIR | | ISNS_CPUVTT_P | 4487 |
| | DIFFPAIR | | ISNS_CPUVTT_N | 4487 |
| | DIFFPAIR | | ISNS_P1VSS0MCP_P | 4407 |
| | DIFFPAIR | | ISNS_P1VSS0MCP_N | 4407 |
| | DIFFPAIR | | ISNS_PVCORES0MCP_P | 4408 |
| | DIFFPAIR | | ISNS_PVCORES0MCP_N | 4408 6104 |
| | DIFFPAIR | | MCPTHMSNS_D2_P | 707 4585 |
| | DIFFPAIR | | MCPTHMSNS_D2_N | 707 4585 |
| | DIFFPAIR | | MCP_THMDIODE_P | 2103 4505 |
| | DIFFPAIR | | MCP_THMDIODE_N | 2103 4585 |

D

D

C

C

B

B

A

A

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Preliminary

M97 SPECIAL CONSTRAINTS

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| | | |
|-------|----------------|------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7537 | A |
| SCALE | SHT | OF |
| NONE | 107 | 109 |

8

7

6

5

4

3

2

1

www.laptop-schematics.com

M97 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

| BOARD LAYERS | | | BOARD AREAS | | | | BOARD UNITS (MIL OR MM) | ALLEGRO VERSION |
|---|--|--|-------------------|--|--|--|-------------------------|-----------------|
| TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM | | | NO_TYPE, BGA_P1MM | | | | MM | 15.5.1 |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DEFAULT | * | Y | =50_OHM_SE | 0.100MM | 30 MM | 0 MM | 0 MM |
| STANDARD | * | Y | =DEFAULT | =DEFAULT | 12.7 MM | =DEFAULT | =DEFAULT |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 55_OHM_SE | TOP, BOTTOM | Y | 0.090 MM | 0.090 MM | | | |
| 55_OHM_SE | * | Y | 0.076 MM | 0.076 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 50_OHM_SE | TOP, BOTTOM | Y | 0.115 MM | 0.115 MM | | | |
| 50_OHM_SE | * | Y | 0.076 MM | 0.076 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 40_OHM_SE | TOP, BOTTOM | Y | 0.165 MM | 0.100 MM | | | |
| 40_OHM_SE | * | Y | 0.126 MM | 0.100 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 27F4_OHM_SE | TOP, BOTTOM | Y | 0.310 MM | 0.310 MM | | | |
| 27F4_OHM_SE | * | Y | 0.222 MM | 0.222 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 70_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 70_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.151 MM | 0.100 MM | =STANDARD | 0.224 MM | 0.224 MM |
| 70_OHM_DIFF | TOP, BOTTOM | Y | 0.185 MM | 0.100 MM | | 0.200 MM | 0.200 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 90_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 90_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.095 MM | 0.095 MM | | 0.234 MM | 0.234 MM |
| 90_OHM_DIFF | TOP, BOTTOM | Y | 0.112 MM | 0.112 MM | | 0.220 MM | 0.220 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 100_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 100_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.075 MM | 0.075 MM | | 0.244 MM | 0.244 MM |
| 100_OHM_DIFF | TOP, BOTTOM | Y | 0.091 MM | 0.091 MM | | 0.230 MM | 0.230 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 100_OHM_DIFF_HDD | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 100_OHM_DIFF_HDD | ISL3, ISL4, ISL9, ISL10 | Y | 0.083 MM | 0.083 MM | | 0.400 MM | 0.400 MM |
| 100_OHM_DIFF_HDD | TOP, BOTTOM | Y | 0.095 MM | 0.095 MM | | 0.400 MM | 0.400 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 110_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 110_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.075 MM | 0.075 MM | | 0.330 MM | 0.330 MM |
| 110_OHM_DIFF | TOP, BOTTOM | Y | 0.077 MM | 0.077 MM | | 0.330 MM | 0.330 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1:1_DIFFPAIR | * | Y | =STANDARD | =STANDARD | =STANDARD | 0.1 MM | 0.1 MM |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DEFAULT | * | 0.1 MM | ? |
| STANDARD | * | =DEFAULT | ? |
| BGA_P1MM | * | =DEFAULT | ? |
| BGA_P2MM | * | =DEFAULT | ? |
| BGA_P3MM | * | =DEFAULT | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| 1.5:1_SPACING | * | 0.15 MM | ? |
| 2:1_SPACING | * | 0.2 MM | ? |
| 2.5:1_SPACING | * | 0.25 MM | ? |
| 3:1_SPACING | * | 0.3 MM | ? |
| 4:1_SPACING | * | 0.4 MM | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------------|----------------------|--------|
| 2X_DIELECTRIC | TOP, BOTTOM | 0.140 MM | ? |
| 3X_DIELECTRIC | TOP, BOTTOM | 0.210 MM | ? |
| 4X_DIELECTRIC | TOP, BOTTOM | 0.280 MM | ? |
| 5X_DIELECTRIC | TOP, BOTTOM | 0.350 MM | ? |
| 2X_DIELECTRIC | * | 0.126 MM | ? |
| 3X_DIELECTRIC | * | 0.189 MM | ? |
| 4X_DIELECTRIC | * | 0.252 MM | ? |
| 5X_DIELECTRIC | * | 0.315 MM | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| * | * | BGA_P1MM | BGA_P1MM |
| MEM_CLK | * | BGA_P1MM | BGA_P2MM |
| CLK_FSB | * | BGA_P1MM | BGA_P2MM |
| CLK_LPC | * | BGA_P1MM | BGA_P2MM |
| CLK_PCI | * | BGA_P1MM | BGA_P2MM |
| CLK_PCIE | * | BGA_P1MM | BGA_P2MM |
| CLK_SLOW | * | BGA_P1MM | BGA_P2MM |
| FSB_DSTB | FSB_DSTB | BGA_P1MM | BGA_P3MM |

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| MEM_40S | BGA_P1MM | STANDARD |
| MEM_40S_VDD | BGA_P1MM | STANDARD |

M97 RULE DEFINITIONS

SYNC_MASTER=M97_MLB


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7537 A

SCALE NONE SHIT 109 OF 109

www.laptop-schematics.com