

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K36 MLB SCHEMATIC

REFERENCED FROM M70
 8/9/2007

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	RX	09/05/2006
2	2	System Block Diagram	RX	05/11/2006
3	3	Power Block Diagram	MK	06/30/2005
4	4	CONFIGURATION OPTIONS	RX	07/18/2005
5	5	Revision History	RX	N/A
6	7	FUNC TEST 1 OF 2	RX	07/25/2005
7	8	Power Aliases	MK	06/15/2006
8	9	SIGNAL ALIAS /RESET	RX	07/17/2006
9	10	CPU FSB	RX	11/12/2006
10	11	CPU Power & Ground	RX	T9_MLB_NOME
11	12	CPU Decoupling & VID	RX	MSARWAR
12	13	CPU ITP700FLEX DEBUG	ES	MASTER
13	14	NB CPU Interface	ES	T9_MLB
14	15	NB PEG / Video Interfaces	ES	T9_MLB
15	16	NB Misc Interfaces	ES	T9_MLB
16	17	NB DDR2 Interfaces	ES	T9_MLB
17	18	NB Power 1	ES	T9_MLB
18	19	NB Power 2	ES	T9_MLB
19	20	NB Grounds	ES	T9_MLB
20	21	NB Standard Decoupling	ES	WFERRY
21	22	NB Graphics Decoupling	ES	WFERRY
22	23	SB Enet, Disk, FSB, LPC	RX	T9_MLB
23	24	SB PCI, PCIe, DMI, USB	RX	T9_MLB
24	25	SB Pwr Mgt, GPIO, Clink	RX	T9_MLB
25	26	SB Power & Ground	RX	T9_MLB
26	27	SB Decoupling	RX	WFERRY
27	28	SB Misc	RX	NB
28	29	Clock (CK505)	DK	DSIMON
29	30	Clock Termination	DK	DSIMON-WF
30	31	DDR2 SO-DIMM Connector A	LD	MEMORY
31	32	DDR2 SO-DIMM Connector B	LD	MEMORY
32	33	Memory Active Termination	LD	MEMORY
33	34		LT	ENET
34	37	Ethernet (Yukon)	LT	USB
35	38	Yukon Power Control	LT	USB
36	39	ETHERNET CONNECTOR	LT	USB
37	40	FIREWIRE CONTROLLER	LT	ENET
38	43	FIREWIRE PORT	LT	GPU
39	44	PATA CONNECTOR	DK	GPU
40	45	SATA CONNECTOR	RX	GPU
41	46	USB EXTERNAL CONNECTORS	LT	USB
42	47	CONNECTOR MISC	LT	USB
43	48	IR CONTROLLER & BT INTERFACE	LT	USB
44	49	SMC	LD	T9_MLB
45	50	SMC SUPPORT	LD	GPU

Page	(.csa)	Contents	Sync	Date
46	51	LPC+ Debug Connector	LD	WFERRY
47	52	SMBUS CONNECTIONS	LD	WFERRY
48	53	CPU Current & Voltage Sense	ES	GPU
49	55	TEMPERATURE SENSE	ES	GPU
50	56	Fan	LD	ENET
51	59	SMS	MK	SMC
52	61	SPI ROMs	RX	WFERRY
53	62	AUDIO: CODEC	RX	M70AUDIO
54	66	AUDIO: SPEAKER AMP	RX	M70AUDIO
55	67	AUDIO: JACK	RX	M70AUDIO
56	68	AUDIO: JACK TRANSLATORS	RX	M70AUDIO
57	69	DC-In & Battery Connectors	RX	POWER
58	70	S0 FETS & Power Sequencing	MK	DSIMON-WF
59	71	IMVP6 CPU VCore Regulator	MK	POWER
60	72	Render VCore Supplies	MK	GPU
61	73	1.5V / 1.05V Supplies	MK	POWER
62	75	1.8V/0.9V Supplies	MK	POWER
63	76	5V/3.3V Supplies	MK	POWER
64	77	3.42V/1.25V Switcher	MK	ENET
65	78	S3 FET & S3/S5 Control	MK	DSIMON-WF
66	79	PBUS Supply/Battery Charger	MK	SMC
67	90	INVERTER, LVDS, TMSD	MK	GPU
68	92	EXTERNAL TMSD	ES	GRAPHIC
69	94	MINI-DVI CONNECTOR	ES	EUGENE
70	100	CPU/FSB Constraints	ES	WFERRY
71	101	NB Constraints	RX	WFERRY
72	102	Memory Constraints	ES	WFERRY
73	103	SB Constraints (1 of 2)	LD	WFERRY
74	104	SB Constraints (2 of 2)	RX	WFERRY
75	105	Clock Constraints	RX	WFERRY
76	106	FireWire & SMC Constraints	DK	WFERRY


K36 EE DRIS:
 RX-RAYMOND XU
 DK-DINESH KUMAR
 RC-RAY CHANG
 MK-MARC KLINGELHOFER
 LT-LAWRENCE TAN
 LD-LINDA DUNN
 MM-MARY(YUAN) MA

DVT BUILD

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7455	1	SCHEM, MLB, K36	SCH	CRITICAL	
820-2279	1	PCBF, MLB, K36	PCB	CRITICAL	


DIMENSIONS ARE IN MILLIMETERS XX : _____ X.XX : _____ X.XXX : _____ ANGLES : _____ DO NOT SCALE DRAWING	METRIC		APPLE INC.	
	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
	DRAFTER ENG APPD QA APPD RELEASE	DESIGN CK MFG APPD DESIGNER SCALE	TITLE SCHEM, MLB, K36	
	MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7455
THIRD ANGLE PROJECTION		REV. 01 SHT 1 OF 76		



System Block Diagram
 SYNC_MASTER=WFERRY-WF SYNC_DATE=05/11/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7455	01
SCALE		SHT	OF
		2	76

K36 POWER SYSTEM ARCHITECTURE



Power Block Diagram
 SYNC_MASTER=POWER SYNC_DATE=06/30/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

BOM OPTION

BOMOPTION	K36 GOOD 630-9104 EVT	K36 BETTER 630-9105 EVT	K36 BEST 630-9106 EVT	M70 GOOD 630-7935 CONCEPT
COMMON	V	V	V	V
ALTERNATE	V	V	V	V
ARB_ONLY				
K36	V	V	V	V
LPCPLUS	V	V	V	V
INVERTER_BUF	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V
INVERTER_UNBUF	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V
ITP	V	V	V	V
NO_REBOOT_MODE				
NBCFG_DMI_REVERSE				
NBCFG_DMI_X2				
NBCFG_DYN_ODT_DISABLE				
NBCFG_PEG_REVERSE				
NBCFG_SDVO_AND_PCIE				
GOOD	V			V
BETTER		V		
BEST			V	
K36_PGM	V	V	V	V
YUKON_EC				
YUKON_ULTRA	V	V	V	V
NORMAL	V	V		V
FANCY			V	
STANDOFF	V	V	V	V
ODD_PWR_CORE	V	V	V	V
ODD_PWR_RESUME				
ISL6126	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	
ISL6130	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V

BOARD STACK-UP AND CONSTRUCTION

Top	SIGNAL
2	GROUND
3	SIGNAL(High Speed)
4	SIGNAL(High Speed)
5	GROUND
6	POWER
7	POWER
8	GROUND
9	SIGNAL(High Speed)
10	SIGNAL(High Speed)
11	GROUND
BOTTOM	SIGNAL

MLB STACKUP		
LAYER	THICKNESS (MM)	TRACE WIDTH (MM)
CONFORMAL_COAT	0.018	
L1 SIGNAL(TOP)	0.047	0.1
L1-L2	0.07	
L2 GROUND	0.014	---
L2-L3	0.076	
L3 SIGNAL	0.014	0.079
L3-L4	0.156	
L4 SIGNAL	0.014	0.079
L4-L5	0.076	
L5 GND	0.014	---
L5-L6	0.07	
L6 POWER	0.031	---
L6-L7	0.076	
L7 POWER	0.031	---
L7-L8	0.07	
L8 GROUND	0.014	---
L8-L9	0.076	
L9 SIGNAL	0.014	0.1
L9-L10	0.156	
L10 SIGNAL	0.014	0.1
L10-L11	0.076	
L11 GROUND	0.014	0.1
L11-L12	0.07	
L12 SIGNAL(BOTTOM)	0.047	0.1
CONFORMAL_COAT	0.018	
TOTAL	1.276	---

BOM TABLE FOR HF POSCAPS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
12880147	4	HF VERSION OF 12880057	C4610,C4611,C6830,C6831	CRITICAL	K36
12880164	3	HF VERSION OF 12880073	C2130,C2716,C7543	CRITICAL	K36
12880148	1	HF VERSION OF 12880085	C6605	CRITICAL	K36
12880169	3	HF VERSION OF 12880111	C7220,C7352,C7542	CRITICAL	K36
12880160	2	HF VERSION OF 12880113	C2173,C2700	CRITICAL	K36
12880150	6	HF VERSION OF 12880115	C6204,C6205,C7651,C7652,C7691,C7692	CRITICAL	K36
12880157	1	HF VERSION OF 12880122	C2220	CRITICAL	K36
12880162	1	HF VERSION OF 12880123	C2140	CRITICAL	K36
12880135	2	HF VERSION OF 12880129	C6601,C6603	CRITICAL	K36

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33783463	1	IC,HDC,SR,E1,2.0G,800FEB,4N,BGA	U1000	CRITICAL	GOOD
33783500	1	IC,HDC,SR,GG,2.2G,800FEB,4N,BGA	U1000	CRITICAL	BETTER
33783500	1	IC,HDC,SR,GG,2.2G,800FEB,4N,BGA	U1000	CRITICAL	BEST

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380448	1	IC,CRESTLINE,GM965,667	U1400	CRITICAL	K36
33880434	1	IC,ICHS,BGA	U2300	CRITICAL	K36
516-0162	2	IN-LINE SODIMM CONNECTOR	J3101,J3201	CRITICAL	K36

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S2196	1	IC,16MBIT SPIN SPI SERIAL FLASH,SOIC8	U6100	CRITICAL	K36_PGM
341S2060	1	IC,EEPROM,SERIAL IIC,8KBIT,SO8	U3780	CRITICAL	K36_PGM
341S2198	1	IC,SMC,HSS/2116	U4900	CRITICAL	K36_PGM
341S2093	1	IC,CYPRESS,CY7C63833,ENCORE_I1,USB_CONTROLLER	U4800	CRITICAL	K36_PGM

LOCKED BOOTROM PN 341S2197

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MMX6MM	EEE:255	CRITICAL	GOOD
826-4393	1	LBL,P/N LABEL,PCB,28MMX6MM	EEE:256	CRITICAL	BETTER
826-4393	1	LBL,P/N LABEL,PCB,28MMX6MM	EEE:257	CRITICAL	BEST

CONFIGURATION OPTIONS

SYNC_MASTER=SMC SYNC_DATE=07/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE	SHT		OF
NONE	4		76

8 7 6 5 4 3 2 1

Revision History

M70 PROTO TO EVT CHANGES

- WAKE-ON-WIRELESS SUPPORT - RADAR: 4954357
- ADD ISOLATION BUFFER FOR ODD RESET L SIGNAL, ADD 100K PULL-DOWN TO ODD_PWR_EN_L, ADD 'DRAG' CIRCUIT TO PROPERLY DISCHARGE ODD POWER WHEN IT'S TURNED OFF - RADAR: 4923903
- ADD 270K PULL-DOWN RESISTOR ON HTPLG - RADAR: 4888755
- LOWER RDS(ON) MOSFET (FDC606P - APN: 376S0552) FOR ODD AND LCD POWER - RADAR: TBD
- HIGH-PRECISION 0.1% RESISTORS TO INCREASE OUTPUT VOLTAGE REGULATION (5V, 3.3V, PBUS_LDO) ACCURACY - RADAR:4972500
- FIX LINDA CARD POWER ALIAS (NEED TO CONNECT TO PP3V42_G3HOT INSTEAD OF PP3V3_S5) - RADAR: 4927858
- FIX MOJO-CARD SMC TX, RX REVERSAL - RADAR: 4910888
- NO STUFF 3G CONNECTOR CIRCUITRY
- CHANGE BOM STUFFING TO SPEED UP PORT POWER SHUT-OFF RESPONSE TIME DURING ACTIVE LATE-VG EVENT (RADAR: 4985252)
- CHANGE BOM STUFFING TO ENABLE ON-BOARD MICROPHONE CONNECTOR (M42/M42A SOLUTION) INSTEAD OF ROUTING MICROPHONE THROUGH LVDS CABLE
- CHANGE LOAD CAP STUFFING OPTION FOR RTC AND ETHERNET CRYSTALS TO MEET 5XESR (-R) REQUIREMENT
- CHANGE 10UF, 16V CPU VCORE CAPS TO 10UF, 6.3V CAPS - RADAR: 4952553
- MOVE SMC RESET BUTTON PAD TO TOP SIDE OF MLB - RADAR: 4920913
- MODIFY FIREWIRE CONNECTOR SYMBOL TO SUPPORT MINI-DVI CONNECTOR WITH TAB
- TEST POINT MOVEMENTS REQUESTED BY ICT AND MAC-1 GROUPS - RADAR: 4924481

M70 EVT TO DVT CHANGES

- 3/5/2007
- CSA PAGE 8:
- ADD PP3V3_S3_AIRPORT_AUX BACK TO PP3V3_S3 ALIAS.
CSA PAGE 34:
- BREAK OUT=PP3V3_S3_AIRPORT_AUX(J3400, PIN 24) FROM PP3V3_S3_AP_AUX AGAIN.
- MOVE C3409 AND C3410 FROM PP3V3_S3_AP_AUX RAIL TO =PP3V3_S3_AIRPORT_AUX_RAIL.
CSA PAGE 49:
- STUFF C9421 FOR EMI.
CSA PAGE 62,66,67,68:
- SYNC FROM AUDIO TEAM.
- 3/8/2007
- CSA PAGE 22:
- CHANGE L2205 TO R2205(1000HM,5%,1/10W,0603).
CSA PAGE 25:
- CHANGE R2514 FROM 100K PULL-DOWN TO 10K PULL-UP TO 3.3V_S5.
CSA PAGE 71:
- SYNC LP25V REGULATOR CIRCUIT FROM M82 CHANGE R AND C TO 0402 CHANGE =PP3V3_S5_P1V25S0 TO =PP3V3_S5_1V25S0, AND REVERT REFERENCE DESIGNATORS. (CHANGE FROM TSP62510 TO LTC3412A)

- 3/12/2007
- CSA PAGE 25:
- CHANGE R2514 FROM 100K PULL-UP TO 47K PULL-UP.
CSA PAGE 49:
- UPDATE SYMBOL FOR J4501.
CSA PAGE 62,66,67,68:
- SYNC FROM AUDIO TEAM.
CSA PAGE 94:
- CHANGE R9469 FOR CRT_TVO_IREF FROM 1.3K TO 1.21K.

- 3/14/2007
- CSA PAGE 47:
- ADD TEXT NOTE TO UPDATE J4700 FROM 516S0251 TO 516S0588 WHEN SYMBOL IS READY.
CSA PAGE 49:
- ADD TEXT NOTE TO UPDATE J6900 FROM 518S0287 TO 518S0526 WHEN SYMBOL IS READY.
CSA PAGE 90:
- DELETE LVDS_VREFH AND LVDS_VREFL TO GROUND TO FIX LVDS GLITCH.
CSA PAGE 94:
- ADD TEXT NOTE TO CHANGE L9404 FROM 155S0303 TO 155S0348 WHEN SYMBOL IS READY.

M70 DVT TO K36 CHANGES

- 6/29/2007
- CSA PAGE 4:
- CHANGE GOOD CPU FROM 337S3471(1.8G) TO 337S3463(2.0G).
- CHANGE BETTER CPU FROM 337S3456(2.0G) TO 337S3464(2.2G).
- CHANGE BEST CPU FROM 338S0427(2.0G) TO 338S0448(2.4G).
- CHANGE NB FROM 338S0426(2.00M) TO 343S0448(667M).
- CHANGE NB FROM 338S0427 TO 338S0434.
CSA PAGE 16:
- DISCONNECT GFX_VID<0> TO GND.
- CONNECT GFX_VID<0>3 TO GFX_VID<0>3 ON NB.
- ADD R1600 (00HM, 0402) TO CONNECT GFX_VID<4> TO GND.
CSA PAGE 22:
- CHANGE C2207 (0.1UF, 0402)
- SIZE DOWN R2205 FROM 0603 TO 0402 FOR PLACEMENT.
- CHANGE GFX_VID<1:4> TO GFX_VID<0:3>
- CHANGE STEPPING FROM 0010 ON GFX_VID<1:4> TO 0001 ON GFX_VID<0:3>.
CSA PAGE 49:
- CHANGE J3900 FROM 514S0143 TO 514-0443.
CSA PAGE 49:
- BOM OPTION TABLE.
CSA PAGE 49:
- CHANGE J4600 FROM 514S1245 TO 514S1728.
- REMOVE MIN NECK WIDTH=0.3MM FROM PP5V_S3_USB2_EXTR/B.
- ADD NOSTUFF R460 AND R461.
CSA PAGE 47:
- CHANGE J4700 FROM 516S0251 TO 516S0588.
CSA PAGE 49:
- CHANGE J4900 FROM 518S0287 TO 518S0526.
- REPLACE BATTERY INTERFACE CIRCUIT WITH THE ONE ON M42B ESTAR.
CSA PAGE 94:
- 5040728 CHANGE L9404 FROM 155S0303 TO 155S0348.

- 7/5/2006
- CSA PAGE 4:
- REPLACE ALL M70 WITH K36 (TEXT, BOM OPTIONS, 630 NUMBERS).
CSA PAGE 4:
- CHANGE C2173 FROM 128S0051 TO 128S0113 PER CE.
CSA PAGE 4:
- CHANGE C2700 FROM 128S0051 TO 128S0113 PER CE.
CSA PAGE 49:
- CHANGE R2800 FROM 518S0487 TO 518S0519.
CSA PAGE 46:
- REMOVE R4560 AND R4601 (U4675 BYPASS RESISTORS).
CSA PAGE 48:
- CHANGE R4810 FROM 518S0369 TO 518S0521.
CSA PAGE 48:
- CHANGE R49500 FROM M70 EMC1033 CIRCUIT TO M71 EMC1043 CIRCUIT.
- J5550 CHANGES FROM 2PIN TO 4PIN.
CSA PAGE 4:
- CHANGE J5601 FROM 518S0369 TO 518S0521.
CSA PAGE 4:
- CHANGE J6702 FROM 518S0487 TO 518S0519.
- CHANGE J6703 FROM 518S0369 TO 518S0521.
CSA PAGE 4:
- CHANGE J9000 FROM 518S0369 TO 518S0521.

- 7/6/2006
- CSA PAGE 8:
- REMOVE NO TEST=TRUE FOR IV893 COMP, IV893 FSET, 3V3S5 COMP, 3V3S5 FSET, 1V05S0 COMP, 1V05S0 FSET, IVP5V1 SRC, IVP6 COMP, 5V5S RUNSS, 1V5S0 RUNSS.
- REMOVE TEST=TRUE FOR CK505_FCT1_CLK_SPN, CK505_SRC1_N/P_SPN, CK505_SRC3_N/P_SPN, CK505_SRC7_N/P_SPN, CK505_SRC_CLKREQ1_3_L7SPN, 1V5S0_RUNSS.
- ADD FUNC TEST=TRUE FOR TRM_INSTACK_P7N.
- ADD FUNC TEST=TRUE FOR PP1V05_S0_P.
CSA PAGE 9:
- REMOVE ALIASES FOR GND CHASSIS AUDIO_SPKRCOONN,GND_CHASSIS_AUDIO_SHIELD1,GND_CHASSIS_AUDIO_SHIELD2,GND_CHASSIS_AUDIO_SHIELD3,MIC_SHIELD_LVDS_R,MIC_SHLD_CONN.
- REMOVE ALIAS FOR =FWFWR_PBRON
- ADD SPN ALIASES FOR TP CK505_FCT2/4_CLK.
- ADD SPN ALIASES FOR CK505_FCT2/4_CLK.
CSA PAGE 2:
- REMOVE R1290 TO R1296 ON CPU_VID<0:6>.
CSA PAGE 47:
- DELETE TEXT NOTE AND WITH RESET BUTTON.
CSA PAGE 49:
- CHANGE LVDS_VREFH/L TO TP_LVDS_VREFH/L.
CSA PAGE 59:
- ADD R2596 AND R2596 FOR 10K PU ON GPIO6 AND GPIO17(EXTGPU_RST_L).
- CHANGE R2514 TO 100K.
CSA PAGE 59:
- CHANGE R2902 AND R2903 FROM 155S0302 TO 00HM R2906 AND R2907.
- NOSTUFF C2907, C2910, C2914, C2911, C2914.
- CHANGE R2900, R2901 FROM 2.0HM TO 00HM.
- CHANGE R2902 FROM 10HM TO 00HM.
CSA PAGE 44:
- REMOVE TEXT NOTE WILL CHANGE TO 606P.
CSA PAGE 44:
- RE-DRAW CPU VOLTAGE SENSE RC FILTERING.
CSA PAGE 62:
- RE-CONNECTED /SHDN INPUT OF U6801 SO THAT IT'S CONTROLLED BY U6200 PORTA VREF. - DISCONNECTED GPIO1 AND TERMINATED IT WITH A 10K PULL DOWN.
- ADDED A NO STUFF PULL-UP TO CODEC DVDD AT GP101.
- ADDED SMALL 15PF COMPENSATION CAP. TO U6201 FEEDBACK NETWORK (C6224).
CSA PAGE 67:
- CHANGED ALL TRANSIENT SUPPRESSORS TO 6.8V/100PF DEVICES (WERE ORIGINALLY 8V/100PF DEVICES).
- ADDED L6771 AND L6773 TO MIC INPUT EMI FILTER.
- REMOVED DZ6772.
- ADDED R6740 NO STUFF.
CSA PAGE 68:
- CONNECTED MIC_SHLD_CONN TO GND_CHASSIS_AUDIO_MIC THROUGH R6854.
- ADDED R6854 NO STUFF.
CSA PAGE 71:
- RENAME CPU_VID_R<6:0> TO CPU_VID<6:0>.

- 7/10/2007
- CSA PAGE 4:
- BOTTOM PART NUMBER CHANGES FROM 341S2085 TO 341S2196.
- SMC PART NUMBER CHANGES FROM 341S2088 TO 341S2198.
- UPDATE EEE CODES, Z55 FOR GOOD, Z56 FOR BETTER, Z57 FOR BEST.
CSA PAGE 8:
- ADD R4675 =PP3V3_S3_SMBUS_SMC_MGMT TO PP3V3_S3.
CSA PAGE 8:
- ADD CRITICAL TO U2900.
CSA PAGE 8:
- ADD CRITICAL TO U4401.
CSA PAGE 48:
- CHANGE U4675 FROM APN 353S1505 TO APN 353S1742. (SMALL PACKAGE)
- ADD R4676 & R4671. (USB BYPASS ROUTING).
CSA PAGE 49:
- REMOVE ALIAS FOR =SMC_SMS_INT TO SMC_PG1 - SIGNAL SHOULD JUST BE CALLED SMC_SMS_INT.
CSA PAGE 49:
- CHANGE R5077 FROM PULL-UP TO A PULL-DOWN RESISTOR AND NAME IT SMC_SMS_INT.
CSA PAGE 51:
- ADD SMB ME DATA ON SOUTHRIDGE DISCONNECTED FROM SMB_MGMT_CLK AND SMB_MGMT_DATA FROM SMC.B
- THE 10K PULL-UP RESISTORS (R5230 AND R5231), AND STILL REMAIN CONNECTED TO PP3V3_S5_SMBUS_SB_ME AND STAY ON THE SB SIDE.
- SMC MAINTAIN SMBUS CONNECTION.
- ADD TWO NEW 10K PULL-UP RESISTOR (R5232 & R5233) TO =PP3V3_S3_SMBUS_SMC_MGMT.B
- THE PULL-UP RESISTORS SHOULD BE CONNECTED BETWEEN SMB_MGMT_CLK AND SMB_MGMT_DATA TO =I2C_SMS_SCL AND =I2C_SMS_SDA OF THE NEW ACCELEROMETER.
CSA PAGE 52:
- ADD 2ND SMS (U5930).
- CHANGED C6210 FROM A CASE 8 10UF TANT CAP TO A SMA-LF 3.3UF TANT CAP
- MADE NO TEST ATTRIBUTE VISIBLE FOR NET_NCVRP CONNECTED TO PIN 37 OF U200
CSA PAGE 57:
- STUFF RESISTORS R6730, R6731, AND R6732. ALSO REMOVED L6774.
- STUFFED R6740.
- MADE DZ6702, DZ6703, DZ6704, DZ6705, DZ6752, DZ6753, DZ6754, DZ6755, DZ6770, DZ6771B CRITICAL.
CSA PAGE 68:
- NO STUFFED R6854
CSA PAGE 71:
- CHANGE R7208 FROM 8.66K TO 15.8K.

- 7/11/2007
- CSA PAGE 9:
- CHANGE Z0901 AND Z0906 FROM 998-1178 TO 998-1186 (NON-PLATED).
CSA PAGE 11:
- STUFF C3110 AND C3111.
CSA PAGE 11:
- STUFF C3210 AND C3211.
CSA PAGE 39:
- UPDATE FB FOR FANCY RJ45 CONNECTOR, 514-0475.
CSA PAGE 59:
- UPDATE FB FOR FANCY RJ45 CONNECTOR, 514-0475.
CSA PAGE 62:
- STUFF U5931 (WAS R5077 BEFORE), 10K PD ON SMC_SMS_INT.
- STUFF U5930 (DIGITAL ACCELEROMETER) CIRCUIT.

- 7/12/2007
- CSA PAGE 43:
- CHANGE J4300 FROM 514-0289 TO 514-0456 (SAME JEDEC).
- UPDATE BOM OPTION TABLE FOR J4300.
- NORMAL CHANGES FROM 514-0359 TO 514-0456, FANCY CHANGES FROM 514-0316 TO 514-0476.
CSA PAGE 45:
- CHANGE J4600 AND J4601 FROM 514-0288 TO 514-0457 (DIFFERENT JEDEC, SAME LANDPATTERN).
- UPDATE BOM OPTION TABLE FOR J4600 AND J4601.
- NORMAL CHANGES FROM 514-0288 TO 514-0457, FANCY CHANGES FROM 514-0315 TO 514-0477.
CSA PAGE 67:
- ADD 2ND TITLE AUDIO: CODEC.
CSA PAGE 67:
- CHANGE J4700 FROM 514-0409 TO 514-0459 (DIFFERENT JEDEC, SAME LANDPATTERN).
- UPDATE BOM OPTION TABLE FOR J4700.
- NORMAL CHANGES FROM 514-0409 TO 514-0459, FANCY CHANGES FROM 514-0411 TO 514-0479.
- CHANGE J6750 FROM 514-0408 TO 514-0458 (DIFFERENT JEDEC, SAME LANDPATTERN).
- UPDATE BOM OPTION TABLE FOR J6750.
- NORMAL CHANGES FROM 514-0408 TO 514-0458, FANCY CHANGES FROM 514-0410 TO 514-0478.
CSA PAGE 75:
- CHANGE L7900 FROM 152S0302 TO 152S0670 FOR CORRECT AVL.
CSA PAGE 94:
- UPDATE BOM OPTION TABLE FOR J9401.
- NORMAL CHANGES FROM 514-0375 TO 514-0480, FANCY CHANGES FROM 514-0376 TO 514-0481.

- 7/13/2007
- CSA PAGE 4:
- CHANGE BEST CPU FROM 337S3465(2.4GHZ) TO 337S3464(2.2GHZ).
CSA PAGE 38:
- CHANGE C3831 AND C3832 FROM 138S0582 TO 138S0554 (DON'T NEED LOW-PROFILE PARTS).

- 7/17/2007
- CSA PAGE 59:
- UPDATE SYMBOL FOR U5930, VENDOR PART NUMBER CHANGES FROM SMB380 TO BMA150.


- 7/24/2007
- CSA PAGE 4:
- CHANGE BETTER AND BEST CPU TO G0 STEPPING PARTS (FROM 337S3464 TO 337S3500).
CSA PAGE 4:
- STUFF R2242 AND NOSTUFF R2247.
CSA PAGE 4:
- CHANGE R5201 AND R5202 FROM 5.23K TO 2.94K.
- CHANGE R5211 AND R5212 FROM 16.5K TO 9.09K.

M70 EVT TO DVT CHANGES

- 8/9/2007
- PER CE ALL SANYO POSCAPS HAVE NEW HF PART NUMBERS.
- ALL 128S0057 BECOME 128S0147.
- ALL 128S0073 BECOME 128S0164.
- ALL 128S0111 BECOME 128S0169.
- ALL 128S0113 BECOME 128S0160.
- ALL 128S0123 BECOME 128S0162.
- ALL 128S0125 BECOME 128S0162.
- ALL 128S0129 BECOME 128S0135.
- ADD OMIT TO ALL ABOVE PARTS SO THE HF PARTS IN BOM TABLE TAKE OVER.
CSA PAGE 4:
- ADD BOM OPTION TABLE FOR ALL SANYO POSCAP TO USE HF PARTS.

Revision History	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHEET	OF
NONE	5	76



8 7 6 5 4 3 2 1

Functional Test Points

Power Supply NO_TESTS

NO_TEST	TEST	NO	SPN
I133	IMVP6_RBIAS	5944	5987
I134	IMVP6_COMP	5944	5987
I135	5VS5_RUNSS	6385	6505
I136	1V5S0_RUNSS	5881	6185

CLOCK NO_TESTS

NO_TEST	TEST	NO	SPN
I137	TRUE CK505_CPU0_N	2804	2906 7503
I138	TRUE CK505_CPU0_P	2804	2906 7503
I139	TRUE CK505_CPU1_N	2804	2906 7503
I140	TRUE CK505_CPU1_P	2804	2906 7503
I141	TRUE CK505_CPU2_ITP_SRC10_N	2804	2906 7503
I142	TRUE CK505_CPU2_ITP_SRC10_P	2804	2906 7503
I143	TRUE CK505_DOT96_27M_N	2884	2986 7503
I144	TRUE CK505_DOT96_27M_P	2884	2986 7503
I145	TRUE CK505_LVDS_N	2884	2906 7503
I146	TRUE CK505_LVDS_P	2884	2906 7503
I147	TRUE CK505_PCIF1_CLK	2886	2986 7503
I148	TRUE CK505_SRC2_N	2884	2906 7503
I149	TRUE CK505_SRC2_P	2884	2906 7503
I150	TRUE CK505_SRC4_N	2884	2906 7503
I151	TRUE CK505_SRC4_P	2884	2906 7503
I152	TRUE CK505_SRC5_N	2884	2906 7503
I153	TRUE CK505_SRC5_P	2884	2906 7503
I154	TRUE CK505_SRC6_N	2884	2906 7503
I155	TRUE CK505_SRC6_P	2884	2906 7503
I156	TRUE CK505_SRC8_N	2884	2986 7503
I157	TRUE CK505_SRC8_P	2884	2986 7503

FIREWARE NO_TESTS

NO_TEST	TEST	NO	SPN
I158	TRUE FW_B_TPA_N_SPN	801	
I159	TRUE FW_B_TPA_P_SPN	801	
I160	TRUE FW_B_TPBIAS_SPN	801	
I161	TRUE FW_B_TPB_N_SPN	801	
I162	TRUE FW_B_TPB_P_SPN	801	
I163	TRUE FW_C_TPA_N_SPN	801	
I164	TRUE FW_C_TPA_P_SPN	801	
I165	TRUE FW_C_TPBIAS_SPN	801	
I166	TRUE FW_C_TPB_N_SPN	801	
I167	TRUE FW_C_TPB_P_SPN	801	

LVDS NO_TESTS

NO_TEST	TEST	NO	SPN
I168	TRUE LVDS_B_CLK_N_SPN	805	
I169	TRUE LVDS_B_CLK_P_SPN	805	
I170	TRUE LVDS_B_DATA_N0_SPN	805	
I171	TRUE LVDS_B_DATA_N1_SPN	805	
I172	TRUE LVDS_B_DATA_N2_SPN	805	
I173	TRUE LVDS_B_DATA_P1_SPN	805	
I174	TRUE LVDS_B_DATA_P2_SPN	805	

NO_TEST	TEST	NO	SPN
I175	TRUE SMC_FAN_3_TACH	4444	4448

Fan Connectors Battery Digital Connector

FUNC_TEST	TEST	NO	SPN
I176	TRUE =PP5V_S0_FAN_RT	747	5004
I177	TRUE FAN_RT_PWM	5083	
I178	TRUE FAN_RT_TACH	5003	
I179	TRUE =PP3V3_S0_FAN_RT	704	5004
I180	TRUE SMC_FAN_1_CTL	4448	5084
I181	TRUE SMC_FAN_1_TACH	4448	5004

LPC+ Debug Connector

FUNC_TEST	TEST	NO	SPN
I182	TRUE =PP3V42_G3H_LPCPLUS	781	4606
I183	TRUE =PP5V_S0_LPCPLUS	747	4606
I184	TRUE LPC_AD<0>	2204	4408 4606
I185	TRUE LPC_AD<1>	2204	4408 4606
I186	TRUE LPC_FRAME_L	2204	4408 4686
I187	TRUE PM_CLKRUN_L	2408	37A5 4405 4686
I188	TRUE BOOT_LPC_SPI_L	2385	4686
I189	TRUE SMC_TMS	4485	4505 4686
I190	TRUE DEBUG_RESET_L	2701	4686
I191	TRUE SMC_TRST_L	4401	4686
I192	TRUE SMC_TDO	4485	4505 4686
I193	TRUE SMC_MD1	4401	4686
I194	TRUE SMC_TX_L	4188	4488 4405 4505
I195	TRUE FWH_INIT_L	4686	
I196	TRUE PCI_CLK33M_LPCPLUS	4405	
I197	TRUE LPC_AD<2>	2204	4408 4604
I198	TRUE LPC_AD<3>	2204	4408 4604
I199	TRUE INT_SERIRO	2408	4408 4684
I200	TRUE PM_SUS_STAT_L	2405	4405 4684
I201	TRUE SMC_TDI	4485	4505 4684
I202	TRUE SMC_TCK	4485	4505 4684
I203	TRUE SMC_RESET_L	4401	4684
I204	TRUE SMC_NMI	4401	4684
I205	TRUE SMC_RX_L	4188	4488 4405 4505
I206	TRUE LINDACARD_GPIO	2447	2405 4684

Other Func Test Points

FUNC_TEST	TEST	NO	SPN
I207	TRUE =PP1V05_S0_REG	708	6188
I182	TRUE SMBUS_SMC_B_S0_SCL	4705	7603
I208	TRUE SMBUS_SMC_B_S0_SDA	4705	7603
I209	TRUE PPFW_SWITCH	3803	
I210	TRUE SYS_LED_ANODE	4005	45A3
I211	TRUE SMC_LID	4203	4485 4505 57A8
I212	TRUE SMC_MANUAL_RST_L	4508	
I213	TRUE SMC_CPU_VSENSE	4405	4881
I214	TRUE ALL_SYS_PWRGD	27A5	4408 58A3
I215	TRUE PPVCORE_S0_CPU	707	
I216	TRUE PP1V05_S0_R	707	
I217	TRUE PP1V05_S0	707	4502
I218	TRUE PP1V5_S0	707	
I219	TRUE PP1V8_S0	707	
I220	TRUE PP3V3_S0	704	4501
I221	TRUE PP5V_S0	704	
I222	TRUE PP1V2_ENET_S0	785	
I223	TRUE PP1V8_S3	784	
I224	TRUE PP3V3_S3	744	
I225	TRUE PP5V_S3	744	
I226	TRUE PP3V3_S5	701	
I227	TRUE PP5V_S5	701	
I228	TRUE PP3V42_G3H	701	
I229	TRUE PPBUS_G3H	781	
I230	TRUE PP18V5_G3H	781	
I231	TRUE PP0V9_S0	707	
I232	TRUE PP3V3_S3_BT_F	4302	
I233	TRUE GND_BT_F	4302	

FUNC_TEST	TEST	NO	SPN
I234	TRUE SMC_BS_ALERT_L	4405	4505 57A2
I235	TRUE SMBUS_BATT_SCL_F	57A5	
I236	TRUE SMBUS_BATT_SDA_F	57A5	
I237	TRUE BATT_POS	5785	
I238	TRUE BATT_NEG	5785	

FUNC_TEST	TEST	NO	SPN
I239	TRUE =PP5V_S0_AUDIO_AMP	747	5488 5408 5408
I240	TRUE =PP5V_S0_AUDIO	747	53A7 56C4
I241	TRUE GND_AUDIO_AMP	884	
I242	TRUE GND_AUDIO_CODEC	884	
I243	TRUE ACZ_SDATIN<0>	8A5	5307
I244	TRUE ACZ_SDATOUT	8A5	5307
I245	TRUE ACZ_BITCLK	8A5	5307
I246	TRUE ACZ_RST_L	8A5	5307
I247	TRUE ACZ_SYNC	8A5	5307

FUNC_TEST	TEST	NO	SPN
I248	TRUE SMC_BATT_ISET	4485	46A8
I249	TRUE SMC_BATT_CHG_EN	4408	4586 66A4
I250	TRUE SMC_BC_AOK	4405	4586 5703
I251	TRUE SMC_ADAPTER_EN	4583	5703 380C
I252	TRUE SMC_BATT_TRICKLE_EN_L	4408	4505 4505
I253	TRUE SYS_ONEWIRE	4488	4505 570C

FUNC_TEST	TEST	NO	SPN
I254	TRUE TP_USB_EXCARD_P	882	
I255	TRUE TP_USB_EXCARD_N	882	
I256	TRUE TP_USB_EXTC_P	882	
I257	TRUE TP_USB_EXTC_N	882	
I258	TRUE USB2_BT_F_P	4302	
I259	TRUE USB2_BT_F_N	4302	
I260	TRUE USB2_3G_F_N	4304	
I261	TRUE USB2_3G_F_P	4304	

FUNC_TEST	TEST	NO	SPN
I262	TRUE ACIN_ENABLE_GATE	5703	66A6

FUNC_TEST	TEST	NO	SPN
I263	TRUE PPVBAT_G3H_CHGR_OUT	66B5	66C2

FUNC_TEST	TEST	NO	SPN
I264	TRUE PPBUS_ALL_INV_CONN	6703	
I265	TRUE INV_GND	6703	
I266	TRUE PP5V_INV_F	6703	
I267	TRUE INV_BKLIGHT_PWM_L	6702	

FUNC_TEST	TEST	NO	SPN
I268	TRUE MIC_HI	5583	56A6
I269	TRUE MIC_LO	5583	56A6
I270	TRUE MIC_SHIELD	5581	5503
I271	TRUE MIC_HI_CONN	5581	5503
I272	TRUE MIC_LO_CONN	5581	5503
I273	TRUE MIC_SHLD_CONN	55A1	5503 56A6

FUNC_TEST	TEST	NO	SPN
I274	TRUE SPKRCONN_L_N_OUT	5401	5502
I275	TRUE SPKRCONN_L_P_OUT	5401	5502
I276	TRUE SPKRCONN_R_N_OUT	5401	5502
I277	TRUE SPKRCONN_R_P_OUT	5401	5502
I278	TRUE SPKRCONN_SUB_N_OUT	5481	5502
I279	TRUE SPKRCONN_SUB_P_OUT	5481	5502

FUNC_TEST	TEST	NO	SPN
I280	TRUE THRM_HEATPIPE_P	4906	
I281	TRUE THRM_HEATPIPE_N	4906	
I282	TRUE THRM_DIMM_DX_F_N	4986	
I283	TRUE THRM_DIMM_DX_F_P	4986	
I284	TRUE THRM_FINSTACK_P	4906	
I285	TRUE THRM_FINSTACK_N	4906	

FUNC TEST 1 OF 2


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT




III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SCALE	DRAWING NUMBER	REV.
NONE	D 051-7455	01
SHT	6	OF 76

"S0,S0M" RAILS


"S5" RAILS



"G3H" RAILS




"S3" RAILS




Power Aliases
 SYNC_MASTER=WFERRY SYNC_DATE=06/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER 051-7455 REV. 01
 SCALE NONE SHEET 7 OF 76


(EMI PAD FOR INVERTER GONNECTOR)




SATA, LVDS CONNECTOR CHASSIS GND




DCIN CONNECTOR CHASSIS GND




I/O CONNECTOR CHASSIS GND




DIP DIMM CONNECTOR CHASSIS GND



DIP DIMM CONNECTOR CHASSIS GND



CPU HEATSINK STANDOFF SCREW HOLE



LVDS ALIASES

Table of LVDS aliases including NO-CONNECT UNUSED LVDS INTERFACE PORTS and connections for LVDS B and A channels (CLK, DATA, DATAP, DATAN).

PCI EXPRESS GRAPHICS ALIASES

Table of PCI EXPRESS GRAPHICS aliases including NO-CONNECT UNUSED SDVO INTERFACE PORTS and connections for PEG D2R and PEG R2D channels (N0-N15, P0-P15).

SATA ALIASES

Table of SATA aliases including NO-CONNECT UNUSED SATA INTERFACE PORTS and connections for SATA B and C channels (D2R, R2D, C2R).

PCI EXP ALIASES

Table of PCI EXP aliases including NO-CONNECT UNUSED PCI_EXP INTERFACE PORTS and connections for TP_PCIE A and B channels (D2R, R2D, C2R, EXCARD, FW).

CLOCK ALIASES

Table of CLOCK aliases including NO-CONNECT UNUSED CLOCK INTERFACE PORTS and connections for TP_CK505 SRC1-N, CK505 SRC1-N, CK505 PCI2 CLK, and ENET_CLKREQ L.

SB ALIASES

Table of SB aliases including NO-CONNECT UNUSED CLOCK INTERFACE PORTS and connections for VR_PWRGD_CLKEN, SB_CLKIN_MPWRK, SB_SATA_CLKREQ L, and EXTGPU_RST L.

SO-DIMM ALIASES

Table of SO-DIMM aliases including NO-CONNECT UNUSED ADDRESS INTERFACE PORTS and connections for MEM A and B channels (A<15>, A15, B A<15>, B A15).


Ethernet ALIASES

Table of Ethernet aliases including connections for PP3V3_S0_ENET and YUKON_EC_PP2V5_ENET.

NB CFG ALIASES

Table of NB CFG aliases including connections for TP_NB_CFG<3> through TP_NB_CFG<8> and GND_CHASSIS_TMD5_DOWN/UPPER.

AIRPORT CARD STANDOFF SCREW HOLE



FIREWIRE ALIASES

Table of FIREWIRE aliases including NO-CONNECT UNUSED FIREWIRE INTERFACE PORTS and connections for FW_B and FW_C channels (TPBIAS, TPA, TPB, TPBBIAS, TPA, TPB).

USB PORT [0] = External USB2.0 Port A

Table of USB PORT [0] aliases including connections for USB2_EXTPA_P, USB2_EXTPA_N, and EXTUSB_OC_L.

USB PORT [1] = PCI-E Mini Card

Table of USB PORT [1] aliases including connections for USB2_AIRPORT_P and USB2_AIRPORT_N.

USB PORT [2] = 3G USB

Table of USB PORT [2] aliases including connections for USB2_3G_P and USB2_3G_N.

USB PORT [3] = CAMERA

Table of USB PORT [3] aliases including connections for USB2_CAMERA_P and USB2_CAMERA_N.

USB PORT [4] = IR CONTROLLER

Table of USB PORT [4] aliases including connections for USB2_IR_P and USB2_IR_N.

USB PORT [5] = Trackpad (Geysler)

Table of USB PORT [5] aliases including connections for USB2_GEYSER_P and USB2_GEYSER_N.

USB PORT [6] = BLUETOOTH

Table of USB PORT [6] aliases including connections for USB2_BT_P and USB2_BT_N.

USB PORT [7] = External USB2.0 Port B

Table of USB PORT [7] aliases including connections for USB2_EXTPB_P, USB2_EXTPB_N, and EXTUSB_OC_L.

USB PORT [8] = Unused

Table of USB PORT [8] aliases including connections for TP_USB_EXCARD_P and TP_USB_EXCARD_N.

USB PORT [9] = Unused

Table of USB PORT [9] aliases including connections for TP_USB_EXTC_P and TP_USB_EXTC_N.

ANALOG SWITCH GPIO

Table of ANALOG SWITCH GPIO aliases including connections for PM_EXTTTS_L<0> and PM_EXTTTS_L<1>.

NB ALIASES

Table of NB aliases including connections for GFX_VR_EN, NB_CLKIN_MPWRK, NB_CLK96M_DOT_P, NB_CLK96M_DOT_N, NB_CLK100M_DPLLSS_P, NB_CLK100M_DPLLSS_N, NB_TDE_SENSE, NB_TDE_FORCE, NB_TDB_FORCE, and NB_TDB_SENSE.

Table with columns: PART#, QTY, DESCRIPTION, REFERENCE DESIGNATOR(S), BOM OPTION. Rows include thermal standoffs and wireless components.


SIGNAL ALIAS /RESET

Table with columns: SYNC_MASTER=GPU, SYNC_DATE=07/17/2006.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE, II NOT TO REPRODUCE OR COPY IT, III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART.


Table with columns: SIZE, DRAWING NUMBER, REV. Row: D, 051-7455, 01. Also includes Apple logo and SCALE, SHEET, OF, 8, 76.




LAYOUT NOTE:
 COMP0,2 CONNECT WITH Z0=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH Z0=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

CPU FSB
 SYNC_MASTER=T9_MLB_NOME SYNC_DATE=11/12/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	NONE	SHT	9	OF	76
DRAWING NUMBER	D 051-7455		REV.	01	





www.teknisi-indonesia.com


CPU Power & Ground
SYNC_MASTER=T9_MLB_NONE SYNC_DATE=11/12/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7455	01
SCALE		SHT	OF
NONE		10	76


CPU VCORE HF AND BULK DECOUPLING
4x 330uF. 20x 10uF 0805

4885 4883 1007 1085 707 =PPVCORE_S0_CPU


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)



LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE



LAYOUT NOTE:
PLACE ON BOTTOMSIDE


C1250, C1251, C1252 AND C1253 NEED TO USE 6mOHM CAPS.

VCCA (CPU AVdd) DECOUPLING



LAYOUT NOTE:
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING



LAYOUT NOTE:
PLACE C1235 CLOSE TO CPU

CPU Decoupling & VID

SYNC_MASTER=MSARWAR SYNC_DATE=04/26/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE DRAWING NUMBER REV.

D 051-7455 01

SCALE SHEET OF 11 76

CPU ITP700FLEX DEBUG SUPPORT




(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 965GM CHIPSET SYSTEM.
 (DEBUG PORT ACTIVE)
 (DBR#FO ICH8M SYS_RST*, AND WITH SYSTEM RESET LOGIC
 (DEBUG PORT RESET)

ITP TCK SIGNAL LAYOUT NOTE:
 ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
 TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
 CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG
 SYNC_MASTER=MASTER SYNC_DATE=5/23/05

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE	SHT	OF	
NONE	12	76	



NB CPU Interface

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE: D DRAWING NUMBER: 051-7455 SCALE: NONE	REV: 01 SHEET: 13 OF 76
----------------	--	----------------------------

LVDS Disable
 Can leave all signals NC if LVDS is not implemented.
 Tie VCC_TX_LVDS and VCCA_LVDS to GND.
 If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC
 Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.


TV-Out Disable / CRT Enable
 Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable
 Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable
 Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
 Can tie the following rails to GND:
 VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VCCD_TVxDAC powered and filtered at all times!

Internal Graphics Disable
 Follow instructions for LVDS and CRT & TV-Out Disable above.
 Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
 Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
 Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
 Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore).
 Tie VCC_AXG and VCC_AXG_NCTF to GND.
 Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
 SDVO_INT#
 SDVO_FLDSTALL#


SDVO_TVCLKIN
 SDVO_INT
 SDVO_FLDSTALL

SDVOB_RED#
 SDVOB_GREEN#
 SDVOB_BLUE#
 SDVOB_CLKN
 SDVOC_RED#
 SDVOC_GREEN#
 SDVOC_BLUE#
 SDVOC_CLKN

SDVOB_RED
 SDVOB_GREEN
 SDVOB_BLUE
 SDVOB_CLKP
 SDVOC_RED
 SDVOC_GREEN
 SDVOC_BLUE
 SDVOC_CLKP

NB PEG / Video Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-7455 REV. 01
 SCALE: NONE SHEET: 14 OF 76



NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIX4 DMI x2 Select Low = DMIX2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent Low = Only SDVO or PCIe x1

NB_CFG<13:12>
 00 = RESERVED
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation

NB_CFG<8:0> used for debug access

NB_CFG<13:12> require ICT access


NB Misc Interfaces

SYNC_MASTER=TS_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	SHEET 15 OF 76	REV.
	D		051-7455 01



NB DDR2 Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D	DRAWING NUMBER: 051-7455	REV.: 01
	SCALE: NONE	SHEET: 16	OF: 76



NCTF balls are Not Critical To Function
 These connections can break without impacting part performance.


www.teknisi-indonesia.com

NB Power 1
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-7455	01
SCALE		SHT	OF
NONE		17	76

Current numbers from Crestline EDS, doc #21749.



www.teknisi.com

NB Power 2


SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D	DRAWING NUMBER: 051-7455	REV.: 01
	SCALE: NONE	SHEET: 18 OF 76	


Current numbers from Crestline EDS, doc #21749.



Crestline Thermal Diode Pins
 Mainly for investigation. If not used,
 alias these nets directly to GND.

NB Grounds
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
		D 051-7455	01
SCALE	SHT 19 OF 76		
NONE			




www.teknisi-indonesia.com

NB Standard Decoupling
 SYNC_MASTER=WFERRY SYNC_DATE=06/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	20	76

Current numbers from Crestline EDS Addendum, doc #20127.



NOTE: This filter is required even if using only external graphics.
VCCD_TVDAC also powers internal thermal sensors.

Layout Note:
These 4 caps should be within 6.35 mm of NB edge

Layout Note:
These 2 caps should be within 6.35 mm of NB edge

Layout Note:
These 8 caps should be within 6.35 mm of NB edge

Layout Note: Route to cap, then GND

Layout Note: Route to caps, then GND


NEED TO FIND A "1#GH, 500MA, 78MOHM" INDUCTOR
WF: Should be 1uH, 30% L2220

WARNING VOLTAGE DROP
(1.7V - 5.5V)
80 mA

WF: Is this the best part to use?
WF: Check C2266 value, R2267 value

NB Graphics Decoupling
SYNC_MASTER=WFERRY SYNC_DATE=06/15/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE	SHT	OF	REV.
NONE	21	76	



HDA	
HDA_BIT_CLK	24.000MHz CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOUT	INTEGRATED PD
ACE_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE DRAWING NUMBER REV. D 051-7455 01
	SCALE SHEET OF NONE 22 OF 76

NOTE: ALL IDE PINS HAVE INTERNAL 33-ohm SERIES R'S

D

D

C


C

B




B

A

A



NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.



SB PCI, PCIe, DMI, USB

SYNC_MASTER=TS_MLB SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




U2300 Pin	Signal Name	External Component
73A3 4708	SMB_CLK	R2500
73A3 4709	SMB_DATA	R2501
74A3 4710	CLINK WLAN RESET L	R2502
73A3 47A8	SMB_ME_CLK	R2503
73A3 47A9	SMB_ME_DATA	R2504
24A5	PM_RI_L	R2505
46B4 44C5 6C2	PM_SUS_STAT L	R2506
44B8 27C5	PM_SYSRST L	R2507
15B6	PM_BMBUSY L	R2508
46B4 24A7 6C2	LINDACARD GPIO	R2509
29C2 28C4	PM_STPPCI L	R2510
29C2 28C4	PM_STPCPU L	R2511
46B6 44C5 37A5 6C2	PM_CLKRUN L	R2512
34B8 33C5	PCIE_WAKE L	R2513
46B4 44C5 6C2	INT_SERIRQ	R2514
44B8	SMC_RUNTIME_SCI L	R2515
44C5	SMC_WAKE_SCI L	R2516
73A3 4708	SMB_CLK	R2517
73A3 4709	SMB_DATA	R2518
74A3 4710	CLINK WLAN RESET L	R2519
73A3 47A8	SMB_ME_CLK	R2520
73A3 47A9	SMB_ME_DATA	R2521
24A5	PM_RI_L	R2522
46B4 44C5 6C2	PM_SUS_STAT L	R2523
44B8 27C5	PM_SYSRST L	R2524
15B6	PM_BMBUSY L	R2525
46B4 24A7 6C2	LINDACARD GPIO	R2526
29C2 28C4	PM_STPPCI L	R2527
29C2 28C4	PM_STPCPU L	R2528
46B6 44C5 37A5 6C2	PM_CLKRUN L	R2529
34B8 33C5	PCIE_WAKE L	R2530
46B4 44C5 6C2	INT_SERIRQ	R2531
44B8	SMC_RUNTIME_SCI L	R2532
44C5	SMC_WAKE_SCI L	R2533
73A3 4708	SMB_CLK	R2534
73A3 4709	SMB_DATA	R2535
74A3 4710	CLINK WLAN RESET L	R2536
73A3 47A8	SMB_ME_CLK	R2537
73A3 47A9	SMB_ME_DATA	R2538
24A5	PM_RI_L	R2539
46B4 44C5 6C2	PM_SUS_STAT L	R2540
44B8 27C5	PM_SYSRST L	R2541
15B6	PM_BMBUSY L	R2542
46B4 24A7 6C2	LINDACARD GPIO	R2543
29C2 28C4	PM_STPPCI L	R2544
29C2 28C4	PM_STPCPU L	R2545
46B6 44C5 37A5 6C2	PM_CLKRUN L	R2546
34B8 33C5	PCIE_WAKE L	R2547
46B4 44C5 6C2	INT_SERIRQ	R2548
44B8	SMC_RUNTIME_SCI L	R2549
44C5	SMC_WAKE_SCI L	R2550
73A3 4708	SMB_CLK	R2551
73A3 4709	SMB_DATA	R2552
74A3 4710	CLINK WLAN RESET L	R2553
73A3 47A8	SMB_ME_CLK	R2554
73A3 47A9	SMB_ME_DATA	R2555
24A5	PM_RI_L	R2556
46B4 44C5 6C2	PM_SUS_STAT L	R2557
44B8 27C5	PM_SYSRST L	R2558
15B6	PM_BMBUSY L	R2559
46B4 24A7 6C2	LINDACARD GPIO	R2560
29C2 28C4	PM_STPPCI L	R2561
29C2 28C4	PM_STPCPU L	R2562
46B6 44C5 37A5 6C2	PM_CLKRUN L	R2563
34B8 33C5	PCIE_WAKE L	R2564
46B4 44C5 6C2	INT_SERIRQ	R2565
44B8	SMC_RUNTIME_SCI L	R2566
44C5	SMC_WAKE_SCI L	R2567
73A3 4708	SMB_CLK	R2568
73A3 4709	SMB_DATA	R2569
74A3 4710	CLINK WLAN RESET L	R2570
73A3 47A8	SMB_ME_CLK	R2571
73A3 47A9	SMB_ME_DATA	R2572
24A5	PM_RI_L	R2573
46B4 44C5 6C2	PM_SUS_STAT L	R2574
44B8 27C5	PM_SYSRST L	R2575
15B6	PM_BMBUSY L	R2576
46B4 24A7 6C2	LINDACARD GPIO	R2577
29C2 28C4	PM_STPPCI L	R2578
29C2 28C4	PM_STPCPU L	R2579
46B6 44C5 37A5 6C2	PM_CLKRUN L	R2580
34B8 33C5	PCIE_WAKE L	R2581
46B4 44C5 6C2	INT_SERIRQ	R2582
44B8	SMC_RUNTIME_SCI L	R2583
44C5	SMC_WAKE_SCI L	R2584
73A3 4708	SMB_CLK	R2585
73A3 4709	SMB_DATA	R2586
74A3 4710	CLINK WLAN RESET L	R2587
73A3 47A8	SMB_ME_CLK	R2588
73A3 47A9	SMB_ME_DATA	R2589
24A5	PM_RI_L	R2590
46B4 44C5 6C2	PM_SUS_STAT L	R2591
44B8 27C5	PM_SYSRST L	R2592
15B6	PM_BMBUSY L	R2593
46B4 24A7 6C2	LINDACARD GPIO	R2594
29C2 28C4	PM_STPPCI L	R2595
29C2 28C4	PM_STPCPU L	R2596
46B6 44C5 37A5 6C2	PM_CLKRUN L	R2597
34B8 33C5	PCIE_WAKE L	R2598
46B4 44C5 6C2	INT_SERIRQ	R2599
44B8	SMC_RUNTIME_SCI L	R2600
44C5	SMC_WAKE_SCI L	R2601

LAYOUT NOTE:
PLACE R2511-16 WHERE PHYSICALLY ACCESSIBLE


NOTE: ICH CLPWROK input must be PWROK signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

SB Pwr Mgt, GPIO, Clink		
SYNC_MASTER=T9_MLB	SYNC_DATE=10/30/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE INC.	DRAWING NUMBER D 051-7455	REV. 01
SCALE NONE	SHT 24	OF 76



www.telkomsia.com

NOTE:
VccHDA and VccSusHDA can be 1.5V or 3.3V
depending on VIO of HD Audio interface.
Current figures provided assume 1.5V.



SB Power & Ground

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	<table border="1" style="font-size: 0.8em;"> <tr> <td>SIZE</td> <td>DRAWING NUMBER</td> <td>REV.</td> </tr> <tr> <td>NONE</td> <td>D 051-7455</td> <td>01</td> </tr> <tr> <td>SCALE</td> <td>SHT</td> <td>OF</td> </tr> <tr> <td></td> <td>25</td> <td>76</td> </tr> </table>	SIZE	DRAWING NUMBER	REV.	NONE	D 051-7455	01	SCALE	SHT	OF		25	76
SIZE	DRAWING NUMBER	REV.											
NONE	D 051-7455	01											
SCALE	SHT	OF											
	25	76											


Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.




SB Decoupling
 SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Platform Reset Connections


Unbuffered




Buffered



RTC Battery Connector




SB RTC Crystal Circuit



This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.
Silk: "SYS RST"

CPU VCORE PSI



Pulled a new APN for U2803(0.6mm max 2-input NAND gate-APN:311S0304 It may take a few days before this is done through This will allow us to sequence this part under wireless card

Initial resistor values are based on CRB, but may change after characterization.

SB Misc

SYNC_MASTER=NB SYNC_DATE=07/26/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE DRAWING NUMBER REV.

D 051-7455 01

SCALE SHEET OF 76

SELIGO RECOMMEND TO REMOVE L2903,R2900,C2907,C2910
R2901,L2902,C2916,C2911,C2914 and R2902

ORIGINAL DESIGN:
USE 155S0302 FOR L2902(R2906) AND L2903(R2907)
STUFF C2907,C2910,C2916,C2911,C2914
USE 2.2OHM FOR R2900,R2901 AND 1OHM FOR R2902



NEED TO CHECK CAP VALUE

(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

- (FROM ICH8M GPIO15 STPPCI*)
- (FROM ICH8M GPIO25 STPCPU*)
- (CPU HOST 133/167MHZ)
- (GMCH HOST 133/167MHZ)
- (ITP HOST 133/167MHZ)
- (GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)
- (SLOT F - GPU PCI-E 100 MHZ)
- (ICH8M DMI 100 MHZ)
- (SLOT D - 4 LANE PCI-E FOR EXPRESSCARD)
- (ICH SATA 100 MHZ)
- (FROM ICH8M GPIO35)
- (GMCH G CLKIN 100 MHZ)
- (FROM GMCH CLK_REQ*)
- (WIRELESS PCI-E 100 MHZ)
- (DB400 SRC)
- (SLOT E)
- (GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)
- (FROM ICH8M)
- (ICH8M USB 48MHZ)
- (ICH8M,SIO,LPC REF. 14.318MHZ)

0 = VTT_PWRGD#/PD
1 = CKPWRGD/PD#
U2900 HAS INTERNAL PU ON PGMODE

475 OHM FOR CK410M
COMPATIBILITY
STUFF R2905 FOR CK410M MODE

FCTSEL1	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT96T	DOT96C	100MT_SST	100MC_SST
1	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM
* FOR EXT. GRAPHIC SYSTEM

Clock (CK505)

SYNC_MASTER=DSIMON SYNC_DATE=06/06/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING





I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER
D 051-7455 REV. 01


SCALE: NONE SHT 28 OF 76

CLK Termination



FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	1	166M
0	1	0	200M
1	1	0	400M
1	1	1	Resrvd
1	0	1	100M
1	0	0	333M


NOSTUFF R3082, R3086, R3090
FOR MANUAL CPU FREQUENCY
CPU speed is currently set to 200MHZ



Place close to CLK Gen
For reducing noise coupling to wireless frequencies


Clock Termination
 SYNC_MASTER=DSIMON-WF SYNC_DATE=06/06/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-7455 REV. 01
 SCALE: NONE SHEET: 29 OF 76



DDR2 VRef

One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes


- Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA
- BOM options provided by this page: (NONE)

DDR2 Bypass Caps

(For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.



DDR2 SO-DIMM Connector A	
SYNC_MASTER=MEMORY	SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE	SHT	OF	REV.
NONE	30	76	

D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

516-0135 202-COND CHASSIS DIPPINM LEFT 808 ADDR=0xA0 (WR) / 0xA1 (RD)

8

7

6


5

4

3


2

1



DDR2 VREF (FOR CONNECTOR B)

One 0.1uF per connector



Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA




BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF. The reference voltage must be provided by another page.

DDR2 Bypass Caps (For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.



DDR2 SO-DIMM Connector B

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D DRAWING NUMBER: 051-7455 REV.: 01
	SCALE: NONE SHT: 31 OF 76

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
 BOMOPTION shown at the top of each group applies to every part below it




LAYOUT NOTE: PLACE ONE CAP CLOSE TO EVERY TWO PULLUP RESISTORS TERMINATED TO PP0V9_S0_MEM_TERM

Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE	SHT	OF	REV.
NONE	32	76	



AIRPORT CONN

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	33	76

Page Notes


Power aliases required by this page:
 - =PP3V3_ENET_PHY (EC / Ultra)
 - =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
 - =YUKON_EC_PP2V5_ENET (2.5V / GND)
 - =PP1V2_ENET_PHY

Signal aliases required by this page:
 - =ENET_CLKREQ_L (NC/TP for Yukon EC)
 - =ENET_VMAIN_AVLBL


BOM options provided by this page:
 YUKON_EC - Selects Yukon EC RSET value.
 YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: Yukon IC and EEPROM are OMITTED on this page. Proper part numbers must be called out elsewhere.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.



=YUKON_EC_PP2V5_ENET
 Yukon EC: Alias to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF & 1x 0.001uF caps
 Yukon Ultra: Alias to GND



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:
 - Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
 - Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY
 - Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
 - Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)
 SYNC_MASTER=USB SYNC_DATE=10/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SCALE: NONE SHT: 34 OF 76

SIZE: DRAWING NUMBER: REV. 01
D 051-7455


ENET Enable Generation

"ENET" = "S0" || AC

3.3V ENET FET





Name	PM_SLP_S3_L	SMC_ADAPTER_EN	PM_ENET_EN_L	PM_ENET_EN	Yukon Power
Logic	S0	AC			Powered by S3
S0 on Battery	High (3.3V)	Low (0V)	Low (0V)	High (3.3V)	Power
S3 on Battery	Low (0V)	Low (0V)	High (3.3V)	Low (0V)	Power
S0 on AC	High (3.3V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S3 on AC	Low (0V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S5 on anything	N/A	N/A	N/A	N/A	No Power



$$V_{out} = 1.2246V * (1 + R3821 / R3822)$$

1.2V ENET LDO



Yukon Power Control

SYNC_MASTER=USB SYNC_DATE=10/07/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE DRAWING NUMBER REV.


D 051-7455 01

SCALE SHEET OF 35 OF 76




L3950
FERR-120-OHM-1.5A
PP1V8_S0_YUKON

PP1V8_S0_YUKON AVDD PLACE ONE PAIR OF CAPS AT EACH PIN 3 AND 6 OF TRANSFORMERS




ETHERNET CONNECTOR


OMIT
CRITICAL
J3900
RJ45-M71
F-RT-TH



MIN_NECK_WIDTH=0.25MM
ENET_BOB_SMITH_CAP
MIN_LINE_WIDTH=0.6MM



PLACE C3911 AND C3912 ON EACH SIDE OF J3900



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0443	1	CONN, 8P RJ-45 JACK, TH, MG3, LF	J3900	CRITICAL	NORMAL
514-0475	1	CONN, 8P RJ-45 JACK, TH, BLACK, LF	J3900	CRITICAL	FANCY

ETHERNET CONNECTOR
SYNC_MASTER=USB SYNC_DATE=09/14/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-7455 REV. 01
SCALE: NONE SHT 36 OF 76

PAGE NOTES

INPUT
=PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT
PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT
PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIROD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)


PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE
6/21/2005 - CHANGED INT* TO INT_PIROD (PER ARCHITECTURAL DEFINITION)
6/21/2005 - CHANGED PCI_AD<0..31> TO AD19/20/21/22/23/24 (PER ARCHITECTURAL DEFINITION)
6/21/2005 - CHANGED FW_PC0 TO FW_PC0_0 AND REMOVED CONNECTION TO PLT_RST_L
6/21/2005 - ADDED 10K PULL-DOWN ON SB43 AND REMOVED CONNECTION TO PLT_RST_L
6/21/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
6/21/2005 - REMOVED C4421 - REDUNDANT
6/21/2005 - BRING OUT PCI CONNECTION TO BE CONNECTED ON PORT PAGE
7/26/2005 - CONNECTED PIN E10 TO GND

MOBILE TURNS OFF CONTROLLER POWER DURING SLEEP
0.001A DURING SLEEP

744 =PP3V3_S3 FW

PLACE ONE CAP PER TWO PINS STARTING WITH C4024 ON VDD0



600-OHM-300MA PLACE ONE CAP PER TWO PINS STARTING WITH C4016 ON VDDA0






Table listing PCI signals and their connections to pins. Includes PCI_AD<0..31>, PCI_CBE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L, PCI_DEVSEL_L, PCI_STOP_L, FW_PCI_IDSEL_L2, PCI_FW_REQ_L, PCI_FW_GNT_L, PCI_PERR_L, PCI_SERR_L, PCI_CLK33M, PM_CLKRUN_L, FW_PCI_RST_L, INT_PIROD_L, and PCI_PME_FW_L.

CRITICAL
U4000
FW32306
BGA


197S0030 3.2MMX2.5MM



NEED TO CHECK CRYSTAL LOAD CAPACITANCE



SPEC RECOMMENDS



THIS IS FROM ICH-8
PLACE R4032 VERY CLOSE TO SB

FIREWIRE CONTROLLER
SYNC_MASTER=ENESYNC_DATE=08/30/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Table with drawing information: DRAWING NUMBER 051-7455, REV. 01, SCALE NONE, SHEET 37 OF 76.

Page Notes

INPUT:
 =PPBUS_FW - PORT POWER
 =PP3V3_S5_FW - DIGITAL POWER
 =GND_CHASSIS_FW_PORT0 - CHASSIS GROUND
 =FWPWR_FWRON - ADDITIONAL POWER CONTROL

INPUT/OUTPUT:
 FW_TPA0_P/N,FW_TPBO_P/N,FW_TPBAS0 - FIREWIRE DIFF PAIRS

OUTPUT:
 FW_PC0 - POWER CLASS IDENTIFIER (SINGLE PORT - TIE LOW)


PAGE HISTORY

5/19/05 - INITIAL REVISION
 6/22/05 - CHANGED DIFF PAIR NAMES TO MATCH REUSE
 6/22/05 - REMOVED CONSTRAINTS BECAUSE USING ALLEGRO CONST MANAGER
 6/22/05 - CONNECTED FW PC0 FOR SINGLE PORT
 7/26/05 - UPDATED LATEVCG POWER RAIL CIRCUIT FROM M1
 7/26/05 - CHANGED CONNECTOR PORT NAMING TO PORT0
 7/26/05 - SWITCHED TO 514-014 FOR PRE-PROG CONNECTOR
 7/26/05 - REMOVED R4520 - IT HASN'T BEEN STUFFED FOR MANY PRODUCTS
 7/26/05 - CHANGED FL4590 TO 1.1A VERSION
 7/26/05 - REMOVED ETHERNET LOW-POWER MODE CIRCUIT
 7/26/05 - UPDATED SIGNAL NAMES FOR FW PORT POWER ENABLE


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

PORT POWER CLASS


0 FOR SINGLE PORT
 1 FOR DUAL PORT




Enables port power whenever machine AC Adapter is plugged or system at run state with battery only



[LATE VG NOTES]
 CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
 IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A 0.5V DROP




LATE-VG DETECTION CIRCUIT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0456	1	CONN, 6P 1394A RCPT, MIDPLANE, INCL, LF	J4300	CRITICAL	NORMAL
514-0476	1	CONN, 6P 1394A RCPT, MIDPLANE, BLACK, LF	J4300	CRITICAL	FANCY

FIREWIRE PORT
 SYNC_MASTER=GPU SYNC_DATE=07/17/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER **D 051-7455** REV. 01
 SCALE NONE SHT 38 OF 76



both pull up resistors on SB page.

CORE RAIL 5V
 ODD detect need less than 100ms include OS latency
 ODD_PWR_EN_L is OD and core well

This signal has integrated series resistor and pull down in ICH8M

Indicates disk presence, to SMC

BLEED CIRCUIT TO DISCHARGE ODD POWER RAIL WHEN ODD IS DISABLED.

PATA CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7455	01
SCALE		SHT	OF
		39	76

SATA CONNECTOR

518S0390

J4501
20247-019E
F-ST-SM
20




PLACE L4501 NEAR J4501


CRITICAL
L4501
90-OHM-100MA
1210-4SM1

VALUE=3900PF IN REFERENCE SCHEM



CAPS TO BE SAME DISTANCE FROM SB WITHIN EACH PAIR



PLACE NEAR ICH8 PIN



SYSTEM (SLEEP) LED FILTER




www.teknisi-indonesia.com

SATA CONNECTOR

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7455	01
SCALE		SHT	OF
NONE		40	76

USB 2.0 CONNECTORS



L4602 CRITICAL
FERR-120-OHM-1.5A
MIN LINE WIDTH=0.3MM
MIN NECK WIDTH=0.3MM
VOLTAGE=5V

PLACE L4600 NEAR J4600
ROUTE USB DATA LINES AS DIFFERENTIAL PAIRS
CRITICAL
L4600 90-OHM-100MA
TCM1005
L4600 Monitor SMT for tombstone

OMIT
CRITICAL
J4600
USB-M71-MG3
F-RT-TH

C4602 0.01UF
C4603 0.01UF

LAYOUT NOTE: C4602, C4603 ARE EMC BY-PASS CAPS FOR J4600

L4603 CRITICAL
FERR-120-OHM-1.5A
MIN LINE WIDTH=0.3MM
MIN NECK WIDTH=0.3MM
VOLTAGE=5V

PLACE L4601 NEAR J4601
ROUTE USB DATA LINES AS DIFFERENTIAL PAIRS
CRITICAL
L4601 90-OHM-100MA
TCM1005
L4601 Monitor SMT for tombstone

OMIT
CRITICAL
J4601
USB-M71-MG3
F-RT-TH

C4606 0.01UF
C4607 0.01UF

LAYOUT NOTE: C4606, C4607 ARE EMC BY-PASS CAPS FOR J4601

L4605 CRITICAL
FERR-120-OHM-1.5A
MIN LINE WIDTH=0.3MM
MIN NECK WIDTH=0.3MM
VOLTAGE=5V

PLACE C4675 NEAR U4675

C4675 0.1UF
R4677 10K
R4671 NOSTUFF

USB2_MUXED_EXT*_P
USB2_MUXED_EXT*_N
USB2_EXT*_N
USB2_EXT*_P
USB_DEBUGPRT_EN_L
SEL=0 CHOOSE SMC
SEL=1 CHOOSE USB

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0457	2	CONN, 4P USB RCPT, MIDPLANE, MG3, LF	J4600, J4601	CRITICAL	NORMAL
514-0477	2	CONN, 4P USB RCPT, MIDPLANE, BLACK, LF	J4600, J4601	CRITICAL	FANCY

USB EXTERNAL CONNECTORS

SYNC_MASTER=USB SYNC_DATE=06/30/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE NONE SHEET 41 OF 76


SIZE DRAWING NUMBER REV. 01
D 051-7455

GEYSER AND DIMM0 REMOTE TEMP SENSORS




www.teknisi-indonesia.com

CONNECTOR MISC
 SYNC_MASTER=USB SYNC_DATE=06/29/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7455	01
SCALE		SHT	OF
NONE		42	76

IR CYPRESS ENCORE II USB CONTROLLER

BLUETOOTH



www.teknisi-indonesia.com



IR CONTROLLER & BT INTERFACE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7455	01
SCALE		SHT	OF
NONE		43	76

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

D

C



C

B


B

A

A




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC_P14	MAKE_BASE=TRUE	NC	SMC_P14
SMC_P20	MAKE_BASE=TRUE	NC	SMC_P20
SMC_P21	MAKE_BASE=TRUE	NC	SMC_P21
SMC_P22	MAKE_BASE=TRUE	NC	SMC_P22
SMC_P23	MAKE_BASE=TRUE	NC	SMC_P23
SMC_P26	MAKE_BASE=TRUE	NC	SMC_P26
SMC_P27	MAKE_BASE=TRUE	NC	SMC_P27
SMC_P46	MAKE_BASE=TRUE	NC	SMC_P46
SMC_P44	MAKE_BASE=TRUE	NC	SMC_P44
SMC_P43	MAKE_BASE=TRUE	NC	SMC_P43
SMC_P62	MAKE_BASE=TRUE	NC	SMC_P62
SMC_P63	MAKE_BASE=TRUE	NC	SMC_P63
SMC_P64	MAKE_BASE=TRUE	NC	SMC_P64
SMC_P81	MAKE_BASE=TRUE	NC	SMC_P81
SMC_PF1	MAKE_BASE=TRUE	NC	SMC_PF1

SMC_SYS_KBDLED	MAKE_BASE=TRUE	NC	SMC_SYS_KBDLED
ALS_GAIN	MAKE_BASE=TRUE	NC	ALS_GAIN
SMC_EXCARD_PWR_EN	MAKE_BASE=TRUE	NC	SMC_EXCARD_PWR_EN
SMC_FAN_0_CTL	MAKE_BASE=TRUE	NC	SMC_FAN_0_CTL
SMC_FAN_2_CTL	MAKE_BASE=TRUE	NC	SMC_FAN_2_CTL
SMC_FAN_3_CTL	MAKE_BASE=TRUE	NC	SMC_FAN_3_CTL
SMC_FAN_0_TACH	MAKE_BASE=TRUE	NC	SMC_FAN_0_TACH
SMC_FAN_2_TACH	MAKE_BASE=TRUE	NC	SMC_FAN_2_TACH
SMC_FAN_3_TACH	MAKE_BASE=TRUE	NC	SMC_FAN_3_TACH
ALS_LEFT	MAKE_BASE=TRUE	NC	ALS_LEFT
ALS_RIGHT	MAKE_BASE=TRUE	NC	ALS_RIGHT
SMC_PF0	MAKE_BASE=TRUE	NC	SMC_PF0
SMC_BATT_VSET	MAKE_BASE=TRUE	NC	SMC_BATT_VSET
SMC_SYS_VSET	MAKE_BASE=TRUE	NC	SMC_SYS_VSET
SMC_RSTGATE_L	MAKE_BASE=TRUE	NC	SMC_RSTGATE_L
SMC_GFX_THROTTLE_L	MAKE_BASE=TRUE	NC	SMC_GFX_THROTTLE_L


SMC_GPU_ISENSE	MAKE_BASE=TRUE	SMC_GPU1_ISENSE	60R2 60C7
SMC_GPU_VSENSE	MAKE_BASE=TRUE	SMC_GPU1_VSENSE	48R1
SMC_P45	MAKE_BASE=TRUE	SMC_ENRGYSTR_LDO_EN	66D3
SMC_PH4	MAKE_BASE=TRUE	SMC_ENRGYSTR_LDO_PGOOD	




SMC
SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SMC Reset Button / Brownout Detect




SMC 1.05V to 3.3V Level Shifting



Debug Power Button




SMC Crystal Circuit




Is this the best part to use?

SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1278	353S1381	?	VR5065	TI REF3133

THESE NEED TO BE PULLED TO THE PROPER RAIL:





SMC 3.3V to 1.05V Level Shifting



SYSTEM (SLEEP) LED CURRENT DRIVER


3.3V TO PBUS LEVEL SHIFTING



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480071	1	31.6, 1%, 1/16W, MF-LF, 402	R5050	NORMAL
11480086	1	44.2, 1%, 1/16W, MF-LF, 402	R5050	FANCY

SMC SUPPORT
 SYNC_MASTER=GPU SYNC_DATE=07/17/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	SHT	OF	REV.
	NONE	45	76	01



LPC+ Connector


FWH_INIT_L Generation

LPC+ Debug Connector
 SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7455	01
SCALE		SHT	OF
NONE		46	76

8 7 6 5 4 3 2 1


ICH8-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




SMC "B" SMBus Connections




SMC "Battery A" SMBus Connections



SMC "MANAGEMENT" SMBUS CONNECTIONS



ICH8-M ME SMBus Connections



www.teknisi-indonesia.com

SMBUS CONNECTIONS

SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.



DRAWING NUMBER: D 051-7455 01

SCALE: NONE SHEET: 47 OF 76


8 7 6 5 4 3 2 1

PROCESSOR DCIN VOLTAGE SENSE


CPU CURRENT SENSE




CPU VOLTAGE SENSE



GPU VOLTAGE SENSE




Current Sense Calibration Circuit
Switches in fixed load on power supplies to calibrate current sense circuits



CPU Current & Voltage Sense
SYNC_MASTER=GPU SYNC_DATE=07/17/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE	NONE	SHT	48 OF 76


HEAT-PIPE/FIN-STACK TEMPERATURE ZONE



LAYOUT NOTE:
ADD GND GUARD TRACE FOR CPU_THERMD_P AND CPU_THERMD_N

LAYOUT NOTE:
ROUTE CPU_THERMD_P AND CPU_THERMD_N ON SAME LAYER.
10 MIL TRACE
10 MIL SPACING

CPU TEMPERATURE ZONE




www.temisindo.com

TEMPERATURE SENSE
 SYNC_MASTER=GPU SYNC_DATE=06/21/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7455	01
SCALE		SHT	OF
NONE		49	76

www.teknisi-indonesia.com



F'an
SYNC_MASTER=ENESYNC_DATE=11/10/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7455	01
SCALE		SHT	OF
NONE		50	76



PAGE NOTES

INPUT
 =PP3V3_S3_SMS - 3.3V POWER FOR SMS (STAYS ALIVE IN SLEEP)
 SMS_ONOFF_L - CONNECT TO SMC TO BE ABLE TO PUT SMS INTO LOW-POWER MODE

OUTPUT
 SMS_ACC_*_AXIS - ACCELEROMETER OUTPUT TO SCU

PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE
 7/26/2005 - REMOVED BOM TABLE AND UPDATED SYMBOL TO KXM52-2050
 7/28/2005 - CONNECTED PD PIN TO SMC'S SMS_ONOFF_L



SMS


SYNC_MASTER=SMC SYNC_DATE=08/23/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7455	01
SCALE		SHT	OF
NONE		51	76



SPI ROMs

SYNC_MASTER=WFERRY SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7455	01
SCALE		SHT	OF
NONE		52	76

AUDIO CODEC
APPLE P/N 353S1538



AUDIO 4.5V REGULATOR
APPLE P/N 353S1576



AUDIO: CODEC

SYNC_MASTER=M70AUDIO

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SATELLITE & SUB TWEETER AMPLIFIER APN:353S1595

SATELLITE 169 HZ < FC < 282 HZ
 SUB 80 HZ < FC < 132 HZ
 GAIN 12DB

VOLTAGE=5V
 MIN_LINE_WIDTH=0.60 MM
 MIN_NECK_WIDTH=0.20 MM
 54C8 5488 7A7 6D1 =PP5V_S0_AUDIO_AMP

VOLTAGE=5V
 MIN_LINE_WIDTH=0.30 MM
 MIN_NECK_WIDTH=0.20 MM

MIN_LINE_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm MIN_NECK_WIDTH=0.20 mm
 54C4 SPKRAMP_R_P_OUT 2 1 5% 1/16W MF-LF 402 681 55C2

MIN_LINE_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm MIN_NECK_WIDTH=0.20 mm
 54C4 SPKRAMP_R_N_OUT 2 1 5% 1/16W MF-LF 402 681 55C2

RIGHT SATELLITE

MIN_LINE_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm MIN_NECK_WIDTH=0.20 mm
 54B4 SPKRAMP_L_P_OUT 2 1 5% 1/16W MF-LF 402 681 55C2

MIN_LINE_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm MIN_NECK_WIDTH=0.20 mm
 54B4 SPKRAMP_L_N_OUT 2 1 5% 1/16W MF-LF 402 681 55C2


LEFT SATELLITE

MIN_LINE_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm MIN_NECK_WIDTH=0.20 mm
 54A4 SPKRAMP_SUB_P_OUT 2 1 5% 1/16W MF-LF 402 6A1 55C2

MIN_LINE_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm MIN_NECK_WIDTH=0.20 mm
 54A4 SPKRAMP_SUB_N_OUT 2 1 5% 1/16W MF-LF 402 6A1 55C2

SUB-TWEETER

MIN_LINE_WIDTH=0.60 MM XW6600
 MIN_NECK_WIDTH=0.20 MM
 54C8 5488 54A5 8A1 =GND_AUDIO_AMP 1 2 SPKRAMP_THERMPLANE 54A4 54B4 54C4



AUDIO: SPEAKER AMP

SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7455	01
SCALE		SHT	OF
NONE		54	76

AUDIO JACK 1: LO/HP CONNECTOR, SPDIF TX

MIC CONNECTOR

APN:518S0392

CRITICAL
J6701
48227-0301
M-RT-SM1

SPEAKER CONNECTOR

APN:518S0519

CRITICAL
J6702
78171-0002
M-RT-SM

CRITICAL
J6703
78171-0004
M-RT-SM

APN:518S0521

XW6705

MIC EMI FILTER

AUDIO JACK 2: LINE IN CONNECTOR, SPDIF RX

AUDIO: JACK

SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0459	1	CONN, 3.5MM COMBO AUDIO OUT, RA, M3, LF	J6700	CRITICAL	NORMAL
514-0458	1	CONN, 3.5MM COMBO AUDIO IN, RA, M3, LF	J6750	CRITICAL	NORMAL
514-0479	1	CONN, 3.5MM COMBO AUDIO OUT, RA, BLACK, LF	J6700	CRITICAL	FANCY
514-0478	1	CONN, 3.5MM COMBO AUDIO IN, RA, BLACK, LF	J6750	CRITICAL	FANCY



APPLE INC.

SCALE	DRAWING NUMBER		REV.
NONE	D 051-7455		01
	SHT	OF	
	55	76	



CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP OUT	0X0F (15)	0X05 (5)	0X15 (21,PORTA)	VREF_A(100%)	0X15 (21,PORTA)
SAT SPKR	0X26 (38)	0X25 (37)	0X14 (20,PORTD)	GPIO 0	N/A
SUB SPKR	0X0E (14)	0X04 (4)	0X16 (22,PORTG)	GPIO 0	N/A
SPDIF OUT	N/A	0X06 (6)	0X1E (30,SPDIF OUT)	N/A	0X1B (27,PORTE)


CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER	VOLUME	MUTE CONTROL	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X08 (8)	0X08 (8)	0X1A (26,PORTC)	N/A	0X1A (26,PORTC)
MIC IN	0X24 (36)	0X07 (7)	0X07 (7)	0X07 (7)	0X18 (24,PORTB)	VREF_B (80%)	N/A
SPDIF IN	N/A	N/A	N/A	0X0A (10)	0X1F (31,SPDIF IN)	N/A	N/A

HP/LO DE-POP SWITCH
APN:353S1459

PORT A HP/LO

PORT A DETECT PORT E DETECT (SPDIF DELEGATE)



PLACE L6800/C6800 CLOSE TO Q6800
L6800
FERR-1000-OHM


MIC INPUT CIRCUITRY

PORT C LI

Line-in (PORT C) DETECT


AUDIO: JACK TRANSLATORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SCALE	DRAWING NUMBER	REV.
NONE	D 051-7455	01
SHT	OF	
56	76	

DC-JACK INTERFACE



BATTERY INTERFACE




DC-In & Battery Connectors
 SYNC_MASTER=POWER NC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SIZE	D	DRAWING NUMBER	051-7455	REV.	01
SCALE	NONE	SHT	57	OF	76

LID HALL EFFECT SENSOR



S0 FETS & POWER SEQUENCING & PGOOD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0448	376S0445	?	Q7000	




LATEST ISSUE: 2007/01/02

S0 FETS & Power Sequencing
 SYNC_MASTER=DSIMON-WF SYNC_DATE=05/31/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	NONE	SHT	58	OF	76
SIZE	D	DRAWING NUMBER	051-7455	REV.	01





PWM FREQ. = 300 kHz
MAX CURRENT = 44A

DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM

NOTE 1: C7132,C7133 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

IMVP6 CPU VCore REGULATOR

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE1	1.5 MM	0.25 MM
IMVP6 BOOT1	0.25 MM	0.25 MM
IMVP6 UGATE1	1.5 MM	0.25 MM
IMVP6 LGATE1	1.5 MM	0.25 MM
IMVP6 ISEN1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE2	0.25 MM	0.25 MM
IMVP6 BOOT2	0.25 MM	0.25 MM
IMVP6 UGATE2	0.25 MM	0.25 MM
IMVP6 LGATE2	0.25 MM	0.25 MM
IMVP6 ISEN2	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 OCSET	0.25 MM	0.20 MM
IMVP6 VSUM	0.25 MM	0.20 MM
GND IMVP6 SGND	0.50 MM	0.20 MM
IMVP6 VO	0.25 MM	0.20 MM
IMVP6 DROOP	0.25 MM	0.20 MM
IMVP6 DFB	0.25 MM	0.20 MM
IMVP6 FB	0.25 MM	0.20 MM
IMVP6 COMP	0.25 MM	0.20 MM
IMVP6 VW	0.25 MM	0.25 MM
CPU VCCSENSE P	0.25 MM	0.25 MM
CPU VCCSENSE N	0.25 MM	0.25 MM
IMVP6 RTN	0.25 MM	0.25 MM
IMVP6 VSEN	0.25 MM	0.25 MM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
128S0093	128S0092	?	C7101,C7108	KEHET T520V3J6M016ATE0457650
128S0093	128S0092	?	C7109,C7117	KEHET T520V3J6M016ATE0457650

IMVP6 CPU VCore Regulator


SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2007/01/23

APPLE INC.	SCALE	SHEET	OF	REV.
	NONE	59	76	01

RENDER VCORE POWER SUPPLY



	MIN LINE WIDTH	MIN NECK WIDTH	
60C5 GCORE PHASE	1 MM	0.25 MM	4189
60C5 GCORE BOOT	0.3 MM	0.25 MM	4190
60C5 GCORE UGATE	1 MM	0.25 MM	4191
60C5 GCORE LGATE	1 MM	0.25 MM	4192
60C5 GCORE BOOT RC	0.3 MM	0.25 MM	4193
60C5 GND GCORE SGND	0.6 MM	0.25 MM	4194
60D7 60C5 GCORE VDD	0.3 MM	0.25 MM	4195
60D5 GCORE PVCC	0.3 MM	0.25 MM	4196
60D5 GCORE VIN	0.3 MM	0.25 MM	4197
60C5 GCORE DROOP	0.3 MM	0.25 MM	4198
60B5 GCORE VSUM	0.3 MM	0.25 MM	4199
60B5 GCORE DFB	0.3 MM	0.25 MM	4200

	MIN LINE WIDTH	MIN NECK WIDTH	
60B5 GCORE OCSET	0.3 MM	0.25 MM	4201
60B5 GCORE VW	0.3 MM	0.25 MM	4202
60B5 GCORE RTN	0.3 MM	0.25 MM	4203
60C5 GCORE VSEN	0.3 MM	0.25 MM	4204
60C5 GCORE RBIAS	0.3 MM	0.25 MM	4205
60C5 GCORE SOFT	0.3 MM	0.25 MM	4206
60C5 GCORE COMP	0.3 MM	0.25 MM	4207
60C5 GCORE FB	0.3 MM	0.25 MM	4208
60C5 GCORE VDIFF	0.3 MM	0.25 MM	4209
60B5 GCORE FB RC	0.3 MM	0.25 MM	4210
60B5 GCORE VDIFF RC	0.3 MM	0.25 MM	4211


LATEST ISSUE: 2006/12/22

Render VCore Supplies

SYNC_MASTER=GPU SYNC_DATE=06/29/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
NONE	D 051-7455	01
SCALE	SHT	OF
NONE	60	76

1.5V/1.05V POWER SUPPLY

State	PM_SLP_S3_L	PP1V5_S0	PP1V05_S0
S0	HIGH	1.5V	1.05V
S3/S5/G3Hot	LOW	0.0V	0.00V



Routing Note:
The discharge path (VO1) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:
The discharge path (VO2) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

PWM FREQ. = 300 kHz
MAX CURRENT = 8A

PWM FREQ. = 360 kHz
MAX CURRENT = 4A

$$V_{out} = 0.758V * (1 + R_c / R_d)$$

$$V_{out} = 0.758V * (1 + R_a / R_b)$$

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7380, C7340	KEMET TS20V3360 (128S05760)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0448	376S0445	?	Q7360	

LATEST ISSUE: 2006/12/22


1.5V / 1.05V Supplies
 SYNC_MASTER=POWER SYNC_DATE=07/13/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.
 DRAWING NUMBER: D 051-7455
 SCALE: NONE SHEET: 61 OF 76

1.8V/0.9V POWER SUPPLY

State	PM_SLP_S4	IPM_SLP_S3	IPP1V8_S3	PP0V9_S0
S0	HIGH	HIGH	1.8V	0.9V
S3	HIGH	LOW	1.8V	0.0V
S5/G3Hot	LOW	LOW	0.0V	0.0V

$$V_{out} = 0.75V * (1 + R_a / R_b)$$



PWM FREQ. = 400 kHz
MAX CURRENT = 10.75A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7530	RENET T520V336H016ATE0457630

1.8V/0.9V Supplies

SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22



SIZE	DRAWING NUMBER	REV.
NONE	051-7455	01
SCALE	SHT	OF
	62	76

5V/3.3V POWER SUPPLY

State	SMC_PM_G2_EN	PP3V3_G3H	PP5V_S5	PP3V3_S5
G3H	LOW	3.3V	0.0V	0.0V
S0/S3/S5	HIGH	3.3V	5.0V	3.3V

$$V_{out} = 1V * (1 + R_a / R_b)$$

$$V_{out} = 1V * (1 + R_c / R_d)$$

Routing Note:
The discharge path (VO1) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:
The discharge path (VO2) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:
put 6 vias under the thermal pad (pin 33)

PWM FREQ. = 280 kHz
MAX CURRENT = 7.5A

PWM FREQ. = 430 kHz
MAX CURRENT = 5A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7682, C7680	KEMET T520V336M016AT045760
128S0093	128S0092	?	C7640	KEMET T520V336M016AT045760
376S0448	376S0445	?	Q7620	KEMET T520V336M016AT045760

Placement Note:
R7601, C7605 close to U7600 pin 20.
C7602 close to U7600 pin 22.
C7604 close to U7600 pin 21.
C7603 CLOSE TO U7600 PIN 19.
R7605, R7603 close to U7600.


5V/3.3V Supplies
 SYNC_MASTER=POWER SYNC_DATE=07/13/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22


APPLE INC.
 DRAWING NUMBER: D 051-7455 REV. 01
 SCALE: NONE SHEET: 63 OF 76

3.425V G3H SUPPLY

Supply needs to guarantee 3.31V delivered to SMC VRef generator



1.25V S0 REGULATOR



3.42V/1.25V Switcher

SYNC_MASTER=ENESYNC_DATE=12/06/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2007/3/8




SIZE DRAWING NUMBER REV.

D 051-7455 01



SCALE SHEET OF 76

S3 FETS & S3/S5 CONTROL

5V/3.3V S5 RUN/SS CONTROL



1.8V S3 RUN/SS CONTROL




MOSFET	FDC638P
CHANNEL	P-TYPE
RDS (ON)	48 mOhm @4.5V
LOADING	0.051 A

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS (ON)	65 mOhm @2.5V
LOADING	0.098 A

S3 FET & S3/S5 Control
 SYNC_MASTER=DSIMON DATE=06/12/2006


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22



SIZE	DRAWING NUMBER	REV.
NONE	051-7455	01
SCALE	SHT	OF
NONE	65	76

PBUS SUPPLY / BATTERY CHARGER



PWM FREQ. = 300 kHz

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7908, C7910	KEMET T520V3360016ATE045760
376S0466	376S0543	?	Q7900, Q7920, Q7920S	MOSFET


PBUS Supply/Battery Charger

SYNC_MASTER=SMC SYNC_DATE=08/19/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22



SCALE	DRAWING NUMBER	REV.
NONE	D 051-7455	01
SHEET	OF	
66	76	



INVERTER CONNECTOR

LCD + CAMERA CONNECTOR


INVERTER, LVDS, TMDs
 SYNC_MASTER=GPU SYNC_DATE=06/23/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D SCALE: NONE	DRAWING NUMBER: 051-7455 SHEET: 67 OF 76	REV.: 01
------------	------------------------	---	----------

LVDS REFERENCE CURRENT, 2.37K OHM PULL DOWN RESISTOR NEEDED

Plexi: 516S0212
 *Enclosure: 518S0364



EXTERNAL TMS
 SYNC_MASTER=GRABMNC_DATE=06/06/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE	SHT	OF	76
NONE	68		

NB VIDEO ALIASES

14A5	=CRT_TVO_IREF	CRT_TVO_IREF	14B5 71C3	=CRT_BLUE	CRT_BLUE	6988 71C3
14C5	=TV_A_DAC	TV_A_DAC	MAKE_BASE=TRUE 6988 71C3			
14B5	=TV_B_DAC	TV_B_DAC	MAKE_BASE=TRUE 14B5	=CRT_GREEN	CRT_GREEN	69A8 71C3
14B5	=TV_C_DAC	TV_C_DAC	MAKE_BASE=TRUE 69A8 71C3			
			14B5	=CRT_RED	CRT_RED	69A8 71C3
			14B5			MAKE_BASE=TRUE
			14B5	=CRT_HSYNC_R	CRT_HSYNC_R	69C3 71C3
			14A5	=CRT_VSYNC_R	CRT_VSYNC_R	69C3 71C3

Video Connectors

EXTERNAL VIDEO (VGA) INTERFACE

Isolation required for DVI power switch

TMDS (MINI DVI) INTERFACE


A 1.3K OHM 1% RESISTOR IS REQUIRED BETWEEN CRT_IREF AND GROUND

PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR CONNECTOR

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
740S0044	740S0028	?	F9404	

DVI power DIODE on page 95 (D9500)

PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR THE CONNECTOR




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0480	1	CONN, REC, MINI-DVI, 32P, RA, TASS, WGT3	J9401	CRITICAL	NORMAL
514-0481	1	CONN, REC, MINI-DVI, 32P, RA, TASS, BLK	J9401	CRITICAL	FANCY

MINI-DVI CONNECTOR

SYNC_MASTER=EUGENESYNC_DATE=05/21/05

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SCALE	SHEET	OF	REV.
NONE	69	76	01

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	?
FSB_DATA2DATA	*	=2:1_SPACING	?
FSB_DSTB	*	=3:1_SPACING	?
FSB_DATA2DSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

NOTE: 7 mil gap is for VCCsense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_ADS_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BNR_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BPRI_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BREQ0_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DBSY_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DEFER_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DPWR_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DRDY_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_HIT_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_HITM_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_LOCK_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_RS_L<2..0>	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_TRDY_L	906 1303
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB_CPURST_L	906 1285 1303
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB_D_L<15..0>	904 1305 1305
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB_DINV_L<0>	904 1303
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_P<0>	904 1303
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_N<0>	904 1303
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB_D_L<31..16>	904 904 1305
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB_DINV_L<1>	904 1303
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_P<1>	904 1303
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_N<1>	904 1303
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB_D_L<47..32>	902 1305 1305
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB_DINV_L<2>	902 1303
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_P<2>	902 1303
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_N<2>	902 1303
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB_D_L<63..48>	902 902 1305
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB_DINV_L<3>	902 1303
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_P<3>	902 1303
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_N<3>	902 1303
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB_A_L<16..3>	908 1303 1303
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB_REQ_L<4..0>	908 908 1303
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB_ADSTB_L<0>	908 1303
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB_A_L<35..17>	908 1303
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB_ADSTB_L<1>	908 1303
CPU_IERR_L	CPU_55S		CPU_IERR_L	906
CPU_FERR_L	CPU_55S		CPU_FERR_L	906 2202
CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU_PROCHOT_L	905 4585 4503 5908
CPU_PWRGD	CPU_55S		CPU_PWRGD	906 1281 2204
CPU_INTR	CPU_55S		CPU_INTR	908 2204
CPU_NMI	CPU_55S		CPU_NMI	908 2204
CPU_A20M_L	CPU_55S		CPU_A20M_L	908 2204
CPU_DPSLP_L	CPU_55S		CPU_DPSLP_L	908 2204
CPU_IGNNE_L	CPU_55S		CPU_IGNNE_L	908 2204
CPU_INIT_L	CPU_55S		CPU_INIT_L	906 2204 4682
CPU_SMI_L	CPU_55S		CPU_SMI_L	908 2204
CPU_STPCLK_L	CPU_55S		CPU_STPCLK_L	908 2204
PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM_THRMTRIP_L	906 1506 2202 4583
FSB_CPUSLP_L	CPU_55S		FSB_CPUSLP_L	902 1305
PM DPRSLPVR	CPU_55S	CPU_2T01	PM DPRSLPVR	1506 2403 5908
(See above)	CPU_55S	CPU_2T01	IMVP DPRSLPVR	5907
CPU_BSEL0	CPU_55S	CPU_2T01	CPU_BSEL<0>	904 2906
(See above)	CPU_55S	CPU_2T01	NB_BSEL<0>	1506 2908
CPU_BSEL1	CPU_55S	CPU_2T01	CPU_BSEL<1>	904 2906
(See above)	CPU_55S	CPU_2T01	NB_BSEL<1>	1506 2908
CPU_BSEL2	CPU_55S	CPU_2T01	CPU_BSEL<2>	904 2906
(See above)	CPU_55S	CPU_2T01	NB_BSEL<2>	1506 2908
CPU DPRSTP_L	CPU_55S	CPU_2T01	CPU DPRSTP_L	902 1506 2204 5907
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU_GTLREF	904
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<3>	903
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	903
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<1>	903
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	903
XDP_TDI	CPU_55S	CPU_ITP	XDP_TDI	907 906 1283
XDP_TDO	CPU_55S	CPU_ITP	XDP_TDO	907 906 1285
XDP_TMS	CPU_55S	CPU_ITP	XDP_TMS	907 906 1282
XDP_TCK	CPU_55S	CPU_ITP	XDP_TCK	907 906 1282 1283
XDP_TRST_I	CPU_55S	CPU_ITP	XDP_TRST_I	907 906 1283
XDP_BPM_L	CPU_55S	CPU_ITP	XDP_BPM_L<4..0>	906 1282 1283
XDP_BPM_LS	CPU_55S	CPU_ITP	XDP_BPM_L<5>	905 1282
CLK_FSB_100D	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	7503
(FSB_CPURST_L)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	7503
CPU_55S	CPU_55S	CPU_ITP	ITP_CPURST_L	
CPU_55S	CPU_2T01	CPU_2T01	CPU_VID<6..0>	1087 5907
CPU_55S	CPU_2T01	CPU_2T01	IMVP6_VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	1006 5904 5905
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	1006 5904 5905
CPU_27P4S	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	
CPU_27P4S	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	

CPU/FSB Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	70	76

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG_D2R_N<1>	1403 6886
	PCIE_100D	PCIE	PEG_D2R_P<1>	1403 6886
	PCIE_100D	PCIE	PEG_R2D_C_P<3..0>	1403 6886 68C6
	PCIE_100D	PCIE	PEG_R2D_C_N<3..0>	1403 14C3 6886 68C6
DMI_N2S	DMI_100D	DMI	DMI_N2S_P<3..0>	1503 2302
	DMI_100D	DMI	DMI_N2S_N<3..0>	1503 2302
DMI_S2N	DMI_100D	DMI	DMI_S2N_P<3..0>	1503 2302
	DMI_100D	DMI	DMI_S2N_N<3..0>	1503 15C3 2302
LVDS_A_CLK	LVDS_100D	LVDS	LVDS_A_CLK_P	1405 6783
LVDS_A_CLK	LVDS_100D	LVDS	LVDS_A_CLK_N	1405 6783
LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA_P<2..0>	1405 6782
LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA_N<2..0>	1405 6782
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS_A_DATA_P<3>	
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS_A_DATA_N<3>	
LVDS_IBG		LVDS	LVDS_IBG	1405 6788
CRT_TVO_IREF		CRT	CRT_TVO_IREF	6907 6908
CRT_RED	CRT_50S	CRT	CRT_RED	6908 6905
CRT_GREEN	CRT_50S	CRT	CRT_GREEN	6908 6905
CRT_BLUE	CRT_50S	CRT	CRT_BLUE	6908 6905
CRT_SYNC	CRT_55S	CRT_SYNC	CRT_HSYNC_R	6903 6905
CRT_SYNC	CRT_55S	CRT_SYNC	CRT_VSYNC_R	6903 6905
TV_A_DAC	CRT_50S	TVDAC	TV_A_DAC	6908 6907
TV_B_DAC	CRT_50S	TVDAC	TV_B_DAC	6908 6907
TV_C_DAC	CRT_50S	TVDAC	TV_C_DAC	6908 6907

www.teknisi-indonesia.com

NB Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7455	01
SCALE		SHT	OF
		71	76

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK_P<2..0>	1503 3004 3004
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK_N<2..0>	1503 3004 3004
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	1503 3004 3006 3206
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_CS_L<1..0>	1503 3004 3086 3206
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	1503 3004 3086 3206
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_A<14..0>	1506 1605 1605 3084 3086 3004 3006 3206
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_BS<2..0>	1605 3084 3086 3006 3206
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_RAS_L	1605 3084 3286
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_CAS_L	1605 3086 3286
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_WE_L	1605 3086 3286
MEM_A_DO_BYTE0	MEM_55S	MEM_DATA	MEM_A_DQ<7..0>	1608 3004 3006
MEM_A_DO_BYTE1	MEM_55S	MEM_DATA	MEM_A_DQ<15..8>	1608 3004 3006
MEM_A_DO_BYTE2	MEM_55S	MEM_DATA	MEM_A_DQ<23..16>	1608 3004 3006
MEM_A_DO_BYTE3	MEM_55S	MEM_DATA	MEM_A_DQ<31..24>	1608 3004 3006 3004 3006
MEM_A_DO_BYTE4	MEM_55S	MEM_DATA	MEM_A_DQ<39..32>	1608 1608 3084 3086
MEM_A_DO_BYTE5	MEM_55S	MEM_DATA	MEM_A_DQ<47..40>	1608 3004 3006 3084 3086
MEM_A_DO_BYTE6	MEM_55S	MEM_DATA	MEM_A_DQ<55..48>	1608 3004 3006
MEM_A_DO_BYTE7	MEM_55S	MEM_DATA	MEM_A_DQ<63..56>	1608 1608 3004 3006
MEM_A_DM0	MEM_55S	MEM_DATA	MEM_A_DM<0>	1605 3004
MEM_A_DM1	MEM_55S	MEM_DATA	MEM_A_DM<1>	1605 3004
MEM_A_DM2	MEM_55S	MEM_DATA	MEM_A_DM<2>	1605 3006
MEM_A_DM3	MEM_55S	MEM_DATA	MEM_A_DM<3>	1605 3004
MEM_A_DM4	MEM_55S	MEM_DATA	MEM_A_DM<4>	1605 3004
MEM_A_DM5	MEM_55S	MEM_DATA	MEM_A_DM<5>	1605 3086
MEM_A_DM6	MEM_55S	MEM_DATA	MEM_A_DM<6>	1605 3006
MEM_A_DM7	MEM_55S	MEM_DATA	MEM_A_DM<7>	1605 3004
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS_P<0>	1605 3006
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS_N<0>	1605 3006
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS_P<1>	1605 3006
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS_N<1>	1605 3006
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS_P<2>	1605 3004
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS_N<2>	1605 3004
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS_P<3>	1605 3006
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS_N<3>	1605 3006
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS_P<4>	1605 3086
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS_N<4>	1605 3086
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS_P<5>	1605 3084
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS_N<5>	1605 3084
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS_P<6>	1605 3004
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS_N<6>	1605 3004
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS_P<7>	1605 3006
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS_N<7>	1605 3006
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK_P<5..3>	1503 3104 3104
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK_N<5..3>	1503 3104 3104
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	1503 3104 3106 3205 3206
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CS_L<3..2>	1503 1503 3184 3186 3206
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	1503 3184 3186 3206
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_A<14..0>	1506 1601 1601 3184 3186 3104 3106 3205 3206
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_BS<2..0>	1601 3184 3186 3106 3206
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_RAS_L	1601 3184 3206
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_CAS_L	1601 3186 3206
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_WE_L	1601 3186 3206
MEM_B_DO_BYTE0	MEM_55S	MEM_DATA	MEM_B_DQ<7..0>	1604 3104 3106
MEM_B_DO_BYTE1	MEM_55S	MEM_DATA	MEM_B_DQ<15..8>	1604 3104 3106
MEM_B_DO_BYTE2	MEM_55S	MEM_DATA	MEM_B_DQ<23..16>	1604 3104 3106
MEM_B_DO_BYTE3	MEM_55S	MEM_DATA	MEM_B_DQ<31..24>	1604 3104 3106
MEM_B_DO_BYTE4	MEM_55S	MEM_DATA	MEM_B_DQ<39..32>	1604 1604 3184 3186
MEM_B_DO_BYTE5	MEM_55S	MEM_DATA	MEM_B_DQ<47..40>	1604 3104 3106 3184 3186
MEM_B_DO_BYTE6	MEM_55S	MEM_DATA	MEM_B_DQ<55..48>	1604 3104 3106
MEM_B_DO_BYTE7	MEM_55S	MEM_DATA	MEM_B_DQ<63..56>	1604 1604 3104 3106
MEM_B_DM0	MEM_55S	MEM_DATA	MEM_B_DM<0>	1601 3104
MEM_B_DM1	MEM_55S	MEM_DATA	MEM_B_DM<1>	1601 3104
MEM_B_DM2	MEM_55S	MEM_DATA	MEM_B_DM<2>	1601 3104
MEM_B_DM3	MEM_55S	MEM_DATA	MEM_B_DM<3>	1601 3106
MEM_B_DM4	MEM_55S	MEM_DATA	MEM_B_DM<4>	1601 3184
MEM_B_DM5	MEM_55S	MEM_DATA	MEM_B_DM<5>	1601 3106
MEM_B_DM6	MEM_55S	MEM_DATA	MEM_B_DM<6>	1601 3104
MEM_B_DM7	MEM_55S	MEM_DATA	MEM_B_DM<7>	1601 3106
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS_P<0>	1601 3106
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS_N<0>	1601 3106
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS_P<1>	1601 3106
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS_N<1>	1601 3106
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS_P<2>	1601 3106
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS_N<2>	1601 3106
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS_P<3>	1601 3104
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS_N<3>	1601 3104
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS_P<4>	1601 3186
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS_N<4>	1601 3186
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS_P<5>	1601 3104
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS_N<5>	1601 3104
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS_P<6>	1601 3106
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS_N<6>	1601 3106
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS_P<7>	1601 3104
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS_N<7>	1601 3104

www.teknisi-indonesia.com

Memory Constraints
 SYNC_MASTER=WFERRY SYNC_DATE=06/08/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.
 DRAWING NUMBER: D 051-7455 REV. 01
 SCALE: NONE SHEET 72 OF 76

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IDE_PDD	IDE_55S	IDE	IDE_PDD<15..0>	2284 22C4 39C3 39C5
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	2284 2983 3985
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L	2284 3983
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L	2284 3983
IDE_CNTR	IDE_55S	IDE	IDE_PDIOV L	2284 3985
IDE_PDIOV_L	IDE_55S	IDE	IDE_PDIOV L	2284 39C3
IDE_CNTR	IDE_55S	IDE	IDE_PDDACK L	2284 3983
IDE_CNTR	IDE_55S	IDE	IDE_PDDRQ	2284 39C3
IDE_PDIOV	IDE_55S	IDE	IDE_PDIOV	2284 3985
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14	2284 3985
IDE_RST_L	IDE_55S	IDE	ODD_RST_5VTOL L	2286 39A8
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P	2286 40D4
SATA_100D	SATA_100D	SATA	SATA_A_R2D_C_N	2286 40D4
SATA_100D	SATA_100D	SATA	SATA_A_R2D_P	40C7
SATA_100D	SATA_100D	SATA	SATA_A_R2D_N	40C7
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P	2286 40C4
SATA_100D	SATA_100D	SATA	SATA_A_D2R_N	2286 40D4
SATA_100D	SATA_100D	SATA	SATA_A_D2R_C_P	40C7
SATA_100D	SATA_100D	SATA	SATA_A_D2R_C_N	40C7
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	8A6 22C8
HDA_55S	HDA_55S	HDA	HDA_BIT_CLK_R	22C6
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	8A6 22C8
HDA_55S	HDA_55S	HDA	HDA_SYNC_R	22C6
HDA_RST_L	HDA_55S	HDA	HDA_RST L	8A6 22C8
HDA_55S	HDA_55S	HDA	HDA_RST L R	22C6
HDA_SDINO	HDA_55S	HDA	HDA_SDINO	8A6 22C8
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	8A6 2288
HDA_55S	HDA_55S	HDA	HDA_SDOUT_R	2286
USB_EXTN_P	USB_90D	USB	USB_EXTN_P	8C1 23C2
USB_90D	USB_90D	USB	USB_EXTN_N	8C1 23C2
USB_90D	USB_90D	USB	USB_EXTN_MUXED_P	
USB_90D	USB_90D	USB	USB_EXTN_MUXED_N	
USB_MINI_P	USB_90D	USB	USB_MINI_P	8C1 23C2
USB_90D	USB_90D	USB	USB_MINI_N	8C1 23C2
USB_3G	USB_90D	USB	USB_3G_P	
USB_90D	USB_90D	USB	USB_3G_N	
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	8C1 23C2
USB_90D	USB_90D	USB	USB_CAMERA_N	8C1 23C2
USB_BT	USB_90D	USB	USB_BT_P	8C1 8C2 23C2
USB_90D	USB_90D	USB	USB_BT_N	8B1 8B2 23C2
USB_TPAD	USB_90D	USB	USB_TPAD_P	8C1 23C2
USB_90D	USB_90D	USB	USB_TPAD_N	8C1 23C2
USB_IR	USB_90D	USB	USB_IR_P	8C1 8C2 23C2
USB_90D	USB_90D	USB	USB_IR_N	8C1 8C2 23C2
USB_EXTB	USB_90D	USB	USB_EXTB_P	8B1 23C2
USB_90D	USB_90D	USB	USB_EXTB_N	8B1 23C2
USB_EXCARD	USB_90D	USB	USB_EXCARD_P	8B1 23C2
USB_90D	USB_90D	USB	USB_EXCARD_N	8B1 23C2
USB_EXTC	USB_90D	USB	USB_EXTC_P	8B1 23C2
USB_90D	USB_90D	USB	USB_EXTC_N	8B1 23C2
USB_RBIAS	USB_60S	USB	USB_RBIAS	2383
SMB_SB_SCL	SMB_55S	SMB	SMB_CLK	24D5 47D8
SMB_SB_SDA	SMB_55S	SMB	SMB_DATA	24D5 47D8
SMB_SB_ME_SCL	SMB_55S	SMB	SMB_ME_CLK	24D5 47A8
SMB_SB_ME_SDA	SMB_55S	SMB	SMB_ME_DATA	24D5 47A8
SPI_SCLK	SPI_55S	SPI	SPI_SCLK_R	23C5 52C7
SPI_55S	SPI_55S	SPI	SPI_A_SCLK_R	52C5
SPI_SI	SPI_55S	SPI	SPI_SI_R	23C5 52C3
SPI_55S	SPI_55S	SPI	SPI_A_SI_R	52C4
SPI_SO	SPI_55S	SPI	SPI_SO	23C5 52C3
SPI_55S	SPI_55S	SPI	SPI_A_SO_R	52C4
SPI_CE_L0	SPI_55S	SPI	SPI_CE_R_L<0>	23C5 52C7
SPI_55S	SPI_55S	SPI	SPI_CE_L<0>	52C6
SPI_CE_L1	SPI_55S	SPI	SPI_CE_R_L<1>	

SB Constraints (1 of 2)

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SCALE DRAWING NUMBER REV.

D 051-7455 01

SCALE NONE SHEET 73 OF 76

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Platform LAN (Nineveh) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LAN_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
GLAN_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CLK	*	=2.5:1_SPACING	?
ENET_GLAN	*	20 MILS	?
ENET_LAN	*	=1.5:1_SPACING	?
ENET_MDI	*	25 MILS	?

DG says 30 mils min separation.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	Y	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI_AD<18..0>	23A8 23B8 37B5 37C5
PCI_AD19	PCI_55S	PCI	PCI_AD<19>	23A8 37B6
PCI_AD20	PCI_55S	PCI	PCI_AD<20>	23A8 37B5
PCI_AD	PCI_55S	PCI	PCI_AD<31..21>	23A8 37B5
PCI_AD	PCI_55S	PCI	PCI_PAR	23A6 37B5
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	23B6 37B5
PCI_CNTL	PCI_55S	PCI	PCI_IRDY_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_DEVSEL_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_PERR_L	23A4 23A6 37A5
PCI_LOCK_L	PCI_55S	PCI	PCI_LOCK_L	23A4 23A6
PCI_CNTL	PCI_55S	PCI	PCI_SERR_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_STOP_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_TRDY_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_FRAME_L	23A4 23A6 37A5
PCI_FW_REQ_L	PCI_55S	PCI	PCI_FW_REQ_L	23A4 23B6 37A5
PCI_FW_GNT_L	PCI_55S	PCI	PCI_FW_GNT_L	23B5 37A5
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	23A4 23B6
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	
PCI_REQ2_L	PCI_55S	PCI	PCI_REQ2_L	23A4 23B6
PCI_GNT2_L	PCI_55S	PCI	PCI_GNT2_L	
INT_PIROA_L	PCI_55S	PCI	INT_PIROA_L	23A4 23A8
INT_PIROB_L	PCI_55S	PCI	INT_PIROB_L	23A4 23A8
INT_PIROC_L	PCI_55S	PCI	INT_PIROC_L	23A4 23A8
INT_PIROD_L	PCI_55S	PCI	INT_PIROD_L	23A4 23A8 37A5
INT_PIROE_L	PCI_55S	PCI	INT_PIROE_L	23A4 23A6
INT_PIROF_L	PCI_55S	PCI	INT_PIROF_L	23A4 23A6
PCI_E_R2D_C_P	PCIE_100D	PCIE	PCIE_E_R2D_C_P	33B5 33B6
PCI_E_R2D_C_N	PCIE_100D	PCIE	PCIE_E_R2D_C_N	33B5 33B6
PCI_E_D2R_P	PCIE_100D	PCIE	PCIE_E_D2R_P	33B5
PCI_E_D2R_N	PCIE_100D	PCIE	PCIE_E_D2R_N	33B5 33C5
GLAN_COMP			GLAN_COMP	22C6
ENET_LAN	LAN_55S	ENET_LAN	LAN_RSTSYNC	
ENET_LAN	LAN_55S	ENET_LAN	LAN_R2D<2..0>	
ENET_LAN	LAN_55S	ENET_LAN	LAN_D2R<2..0>	
ENET_GLAN_CLK	LAN_55S	ENET_CLK	ENET_GLAN_CLK_R	
LAN_55S	ENET_CLK		ENET_GLAN_CLK	
ENET_MDI0	ENET_100D	ENET_MDI	ENET_MDI_P<0>	34B8 36B7
ENET_100D	ENET_MDI		ENET_MDI_N<0>	34B8 36B7
ENET_MDI1	ENET_100D	ENET_MDI	ENET_MDI_P<1>	34B8 36C7
ENET_100D	ENET_MDI		ENET_MDI_N<1>	34B8 36C7
ENET_MDI2	ENET_100D	ENET_MDI	ENET_MDI_P<2>	34B8 36B7
ENET_100D	ENET_MDI		ENET_MDI_N<2>	34B8 36C7
ENET_MDI3	ENET_100D	ENET_MDI	ENET_MDI_P<3>	34B8 36C7
ENET_100D	ENET_MDI		ENET_MDI_N<3>	34B8 36C7
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK	15A3 24C3
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA	15A3 24C3
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L	15A3 24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_CLK	24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_DATA	24C3
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK_WLAN_RESET_L	24C3
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB_CLINK_VREF	15A4
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF0	24C3
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF1	24C3

SB Constraints (2 of 2)

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
NONE	D 051-7455	01
SCALE	SHT 74 OF 76	

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	6C7 28C4 2906
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	6C7 28C4 2906
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	6C7 28C4 2906
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	6C7 28C4 2906
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	6C7 28C4 2906
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	6C7 28C4 2906
CK505_PCIE0	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK	2886 2986
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	6C7 2886 2986
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	2886 2986
CK505_PCIE2	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	8C4 2886
CK505_PCIE3	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	2886 2986
CK505_PCIE4	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	8C4 2886
CK505_PCIE5	CLK_MED_55S	CLK_MED	CK505_PCIE5_FCSSEL1	2886 2982
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_USB48_FSA	28A4 2908
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_CLK14P3M_TIMER	28A4 2908
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	6C7 28A4 2986
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	6C7 28A4 2986
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	6C7 28B4 29C6
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	6C7 28B4 29C6
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	6C7 28B4 29C6
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	6C7 28B4 29C6
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	6C7 28B4 29C6
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	6C7 28B4 29C6
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	6C7 28B4 29C6
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	6C7 28B4 29C6
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	6C7 28B4 29C6
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	6C7 28B4 29C6
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	6B7 28A4 2986
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	6B7 28A4 2986
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	986 2903
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	986 2903
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	1383 2903
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	1383 2903
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	70A3
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	70A3
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	6C2 29B3 46C4
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	23A6 29A5 29B3
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_FW	29A5 29B3 37A5
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	29A3 29A5 44C8
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_PCI4 is project-specific	
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_PCI5 is project-specific	
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTLR	24D3 29A5 2906
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	24D3 29A5 2906
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	29C8 2906
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	29A8 2906
(CK505_DOT96)	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_P	8B1 29B3
(CK505_DOT96)	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_N	8B1 29B3
(CK505_LVDS)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLLSS_P	8A1 29C3
(CK505_LVDS)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLLSS_N	8A1 29C3
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_P	
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_N	
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	23C2 29C3
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	23D2 29C3
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	2286 29C3
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	2286 29C3
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	15C3 29C3
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	15C3 29C3
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	29C3 33C5
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	29B3 33C5

CK505 SRC7 is project-specific
CK505 SRC8 is project-specific

www.teknisi.com

Clock Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7455	01
SCALE		SHT	OF
NONE		75	76

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW	*	=2:1_SPACING	?
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET TYPE
FW_D_CTL	FW_55S	FW	FW_LINK<7..0>
FW_D_CTL	FW_55S	FW	FW_CTL<1..0>
FW_LCLK	CLK_MED_55S	CLK_MED	CLKFW_LINK_LCLK
FW_PCLK	CLK_MED_55S	CLK_MED	CLKFW_PHY_LCLK
FW_PCLK	CLK_MED_55S	CLK_MED	CLKFW_LINK_PCLK
FW_PCLK	CLK_MED_55S	CLK_MED	CLKFW_PHY_PCLK
FW_LKON	FW_55S	FW	FW_LKON
FW_LKON	FW_55S	FW	FW_LKON_R
FW_LPS	FW_55S	FW	FW_LPS
FW_LREQ	FW_55S	FW	FW_LREQ
FW_PINT	FW_55S	FW	FW_PINT
FWPHY_CLK98P304M_XT	CLK_MED_55S	CLK_MED	CLK98P304M_FW_XI_R
FWPHY_CLK98P304M_XT	CLK_MED_55S	CLK_MED	CLK98P304M_FW_XI
FW_0_TPA	FW_110D	FW_TP	FW_0_TPA_P
FW_0_TPA	FW_110D	FW_TP	FW_0_TPA_N
FW_0_TPB	FW_110D	FW_TP	FW_0_TPB_P
FW_0_TPB	FW_110D	FW_TP	FW_0_TPB_N
FW_1_TPA	FW_110D	FW_TP	FW_1_TPA_P
FW_1_TPA	FW_110D	FW_TP	FW_1_TPA_N
FW_1_TPB	FW_110D	FW_TP	FW_1_TPB_P
FW_1_TPB	FW_110D	FW_TP	FW_1_TPB_N
Port 2 Not Used			

SMC SMBus Net Properties


ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET TYPE
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL 4702
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA 4702
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL 682 4705
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA 682 4705
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL 4705
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA 4705
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL 4702
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA 4702
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL 4782
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA 4782

www.teknisi-indonesia.com

FireWire & SMC Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE	SHT	OF	REV.
NONE	76	76	