

MANTARO

02/02/2007

- ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
?		?	?		
				DATE	DATE
				?	?

D

Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	(T9_MLB)	08/23/2006
3	Power Block Diagram	(T9_MLB)	08/23/2006
4	Power Block Diagram	N/A	N/A
5	BOM Configuration	N/A	N/A
6	Revision History	N/A	N/A
7	Functional / ICT Test	MASTER	MASTER
8	Power Aliases	(MASTER)	(MASTER)
9	Signal Aliases	(T9_MLB)	08/23/2006
10	CPU FSB	T9_NOME	01/25/2007
11	CPU Power & Ground	T9_NOME	01/25/2007
12	CPU Decoupling & VID	M75_MLB	12/07/2006
13	eXtended Debug Port (XDP)	T9_NOME	01/22/2007
14	NB CPU Interface	T9_NOME	01/25/2007
15	NB PEG / Video Interfaces	T9_NOME	01/25/2007
16	NB Misc Interfaces	T9_NOME	01/25/2007
17	NB DDR2 Interfaces	T9_NOME	01/25/2007
18	NB Power 1	T9_NOME	01/25/2007
19	NB Power 2	T9_NOME	01/25/2007
20	NB Grounds	T9_NOME	01/25/2007
21	NB Standard Decoupling	T9_NOME	12/21/2006
22	NB Graphics Decoupling	(MASTER)	(MASTER)
23	SB Enet, Disk, FSB, LPC	T9_NOME	01/25/2007
24	SB PCI, PCIe, DMI, USB	T9_NOME	01/25/2007
25	SB Pwr Mgt, GPIO, Clink	T9_NOME	01/25/2007
26	SB Power & Ground	T9_NOME	01/25/2007
27	SB Decoupling	T9_NOME	01/25/2007
28	SB Misc	M75_MLB	01/30/2007
29	Clock (CK505)	T9_NOME	01/25/2007
30	Clock Termination	M75_MLB	01/26/2007
31	DDR2 SO-DIMM Connector A	M75_MLB	01/26/2007
32	DDR2 SO-DIMM Connector B	M75_MLB	01/26/2007
33	Memory Active Termination	(MASTER)	(MASTER)
34	Left I/O Board Connector	(MASTER)	(MASTER)
35	Ethernet (Yukon)	T9_NOME	01/25/2007
36	Yukon Power Control	T9_NOME	01/25/2007
37	Ethernet Connector	M75_MLB	12/21/2006
38	FireWire Link (TSB83AA22)	M75_MLB	12/04/2006
39	FireWire PHY (TSB83AA22)	M75_MLB	12/04/2006
40	FireWire Port Power	M75_MLB	12/04/2006
41	FireWire Ports	M75_MLB	12/04/2006
42	PATA Connector	M75_MLB	12/07/2006
43	External USB Connector	M75_MLB	12/04/2006
44	Left Clutch Barrel Interconnect	M75_MLB	12/21/2006
45	SMC	T9_NOME	12/21/2006

C

B

A

Page	Contents	Sync	Date
46	SMC Support	M75_MLB	01/26/2007
47	LPC+ Debug Connector	M75_MLB	12/04/2006
48	SMBus Connections	(MASTER)	(MASTER)
49	Current & Voltage Sensing	M75_MLB	01/26/2007
50	Current Sensing	M75_MLB	01/26/2007
51	Thermal Sensors	M75_MLB	01/26/2007
52	Fan Connectors	M75_MLB	12/04/2006
53	Current & Thermal Sensors	(MASTER)	(MASTER)
54	ALS Support	M75_MLB	12/04/2006
55	Sudden Motion Sensor (SMS)	M75_MLB	12/04/2006
56	SPI BootROM	T9_NOME	01/25/2007
57	DC-In & Battery Connectors	(MASTER)	(MASTER)
58	Power FETs	M75_MLB	01/23/2007
59	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
60	IMVP6 NB Gfx Core Regulator	M75_MLB	12/04/2006
61	5V / 3.3V Power Supply	M75_MLB	12/04/2006
62	1.25V / 1.05V Power Supply	M75_MLB	12/04/2006
63	1.8V DDR2 Supply	M75_MLB	12/04/2006
64	1.5V Power Supply	M75_MLB	12/04/2006
65	FW PHY Power Supplies	M75_MLB	12/04/2006
66	3.425V G3Hot Supply & Power Control	M75_MLB	01/26/2007
67	PBus Supply & Batt. Charger	M75_LIO	01/23/2007
68	NV G84M PCI-E	M75_MLB	01/26/2007
69	NV G84M Core/FB Power	M75_MLB	01/26/2007
70	NV G84M Frame Buffer I/F	M75_MLB	01/26/2007
71	GDDR3 Frame Buffer A	M75_MLB	01/26/2007
72	GDDR3 Frame Buffer B	M75_MLB	01/26/2007
73	NV G84M GPIO/MIO/Misc	M75_MLB	01/26/2007
74	GPU Straps	M75_MLB	01/26/2007
75	NV G84M Video Interfaces	M75_MLB	01/26/2007
76	GPU (G84M) Core Supply	M75_MLB	01/26/2007
77	LVDS Display Connector	M75_MLB	01/26/2007
78	DVI Display Connector	M75_MLB	01/26/2007
79	LVDS Interface Mux	M75_MLB	01/26/2007
80	M76 Specific Connectors	(MASTER)	(MASTER)
81	Inverter Support	M75_LIO	01/23/2007
82	Inverter Control IC	M75_LIO	01/23/2007
83	CPU/FSB Constraints	T9_NOME	01/25/2007
84	NB Constraints	T9_NOME	01/25/2007
85	Memory Constraints	T9_NOME	01/25/2007
86	SB Constraints (1 of 2)	T9_NOME	01/25/2007
87	SB Constraints (2 of 2)	T9_NOME	01/25/2007
88	Clock & SMC Constraints	T9_NOME	01/25/2007
89	FireWire Constraints	T9_NOME	01/25/2007
90	GPU (G84M) Constraints	M75_MLB	01/26/2007

Page	Contents	Sync	Date
91	M76 Specific Constraints	M76_MLB	02/02/2007
92	M75/M76 Rule Definitions	M76_MLB	02/02/2007

D

C

B

A


ALIASES RESOLVED


Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7261	1	SCHEM,MLB,M76	SCH	CRITICAL	
820-2132	1	PCBF,MLB,M76	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Fri Feb 2 12:41:32 2007

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
xx:	xx:	DESIGN CK	/	NOTICE OF PROPRIETARY PROPERTY	
x.xx:	x.xx:	ENG APPD	/	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
x.xxx:	x.xxx:	MFG APPD	/	I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
ANGLES:		DESIGNER	/	I I NOT TO REPRODUCE OR COPY IT	
		QA APPD	/	I I I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
DO NOT SCALE DRAWING		RELEASE	/	TITLE	
		SCALE	NONE	SCHEM, MANTARO, M76	
		MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	DRAWING NUMBER	
				051-7261	
				REV. 10.0.0	
				SHT 1 OF 92	






System Block Diagram
SYNC_MASTER=(T9_MLB) SYNC_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	2	92	

M76 POWER SYSTEM ARCHITECTURE

<http://24hcongnghhe.org>



Power Block Diagram

SYNC_MASTER=(T9_MLB) SYNC_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	3	92	

<http://24hcongnghe.org>



Power Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	4	92	

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7943	PCBA, MANTARO1, BTR, VRAM-SAM, M76	M76_COMMON, CPU_2_4GHZ, VRAM_256_SAMSUNG, VRAM_256, VRAM_SAMSUNG, INV_BYPASS, EEE_X6P
630-8549	PCBA, MANTARO2, BTR, VRAM-HY, M76	M76_COMMON, CPU_2_4GHZ, VRAM_256_HYNIX, VRAM_256, VRAM_HYNIX, INV_BYPASS, EEE_XWU
630-8732	PCBA, MANTARO3, CTO, VRAM-SAM, M76	M76_COMMON, CPU_2_4GHZ, VRAM_256_SAMSUNG, VRAM_256, VRAM_SAMSUNG, M76_CTO, EEE_XZ6
630-8733	PCBA, MANTARO4, CTO, VRAM-HY, M76	M76_COMMON, CPU_2_4GHZ, VRAM_256_HYNIX, VRAM_256, VRAM_HYNIX, M76_CTO, EEE_XZ7

M76 BOM Groups

BOM GROUP	BOM OPTIONS
M76_COMMON	COMMON, ALTERNATE, M76_COMMON1, M76_COMMON2, M76_DEBUG, M76_PROGPARTS, ISL6257H
M76_COMMON1	EXTGPU_RST_SW, GPU_SS_EXT, GPU_TMP401, HDCP, ISL9504B, LVDS_SEL_RESUME, ONEWIRE_PU
M76_COMMON2	P1V8S3_1V825, SLG2AP101, SMS_MOT_DIS, YUKON_ULTRA, VGA_TERM_CONN
M76_CTO	INV_SPLIT, INV_17INCH
M76_DEBUG	SMC_DEBUG_YES, XDP, XDP_CONN, LPCPLUS
M76_PROGPARTS	BOOTROM_PROG, SMC_PROG

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:X6P]	CRITICAL	EEE_X6P
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:XWU]	CRITICAL	EEE_XWU
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:XZ6]	CRITICAL	EEE_XZ6
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:XZ7]	CRITICAL	EEE_XZ7

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0388	1	IC, GPU, NV G84M, BGA	U8000	CRITICAL	
338S0426	1	IC, NB, CRESTLINE, GM, CO, QS	U1400	CRITICAL	
338S0427	1	IC, SB, ICH8M, B1, QS, BGA	U2300	CRITICAL	
353S1461	1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48	U7100	CRITICAL	ISL9504A
353S1651	1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48	U7100	CRITICAL	ISL9504B

359S0127	1	IC, 68 PIN, CK505, LOW POWER CLOCK GENER	U2900	CRITICAL	SLG8LP537
359S0130	1	IC, SLG2AP101, LW PWR CLK GEN, CK505, QFN68	U2900	CRITICAL	SLG2AP101
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	
338S0274	1	IC, SMC, HS8/2116	U4900	CRITICAL	SMC_BLANK
341S2050	1	IC, SMC, DEVELOPMENT, M76	U4900	CRITICAL	SMC_PROG
335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK
341S2002	1	IC, EFI ROM, DEVELOPMENT, M75	U6100	CRITICAL	BOOTROM_PROG

Alternate Parts

333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX
333S0377	4	IC, SGRAM, GDDR3, 16MX32, 600MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_INFINEON
337S3458	1	IC, MDC, SR, E1, QS, 2.4G, 35W, 800FSB, 4M, BGA	U1000	CRITICAL	CPU_2_4GHZ

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15780011	15780030		ALL	See alt to TR/BSPH magnetize
15280476	15280276		ALL	Inductor alternate
13880603	13880602		ALL	Mutate alt to remove ESD automatic cap
353S1681	353S1294		ALL	is alternate to M76000
37680543	37680466		ALL	See alternate to Silicon 85433
37680526	37680451		ALL	Patentable PMS22P alternate to DEPT07

BOM Configuration
 SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7261	10.0.0
SCALE	SHT	OF
NONE	5	92

D

C

B

A

PROTO
 See Perforce change notes for updates before Proto Release
 01/12/07 -- Released for Proto (Schem Rev 07, PCB Rev 01)

EVT
 7.1.0:
 1/18/07 -- Changed BOM option to ISL9504B, to use 353S1651 for U7100, CPU IMVP6 regulator.
 1/18/07 -- Added OMIT BOM option to R3920-R3927 shorts.
 1/18/07 -- Changed C5901, C5902, and C5903 to 132s0131, 0.033UF, X5R, 10%, 16V.
 1/18/07 -- Added BOM option ISL9504B to some components. They can be stuffed differently for ISL9504.
 7.2.0:
 1/22/07 -- Updated power block diagram.
 1/22/07 -- L2700 had the same net on both pins due to bad alias, which eliminated filtering on PP1V5_S0_SB_VCC1_5_B.
 1/22/07 -- Added signal PM_WLAN_EN_L on J3400.8.
 1/22/07 -- Changed reference designators of R3920-R3927 to RX3920-RX3927.
 1/22/07 -- Integrated t9/mlb_noME CSA pages 10,11,13-20,23-27,29,37,38,61 through:
 Change 41000 by wferry@t9_mlbnome_951-0475_6.2.0.tmp.Ecad on 2007/01/21 20:34:18
 mini-XDP:
 - Removed final ITP BOMOPTIONS, now only XDP remains (pp. 28, 29).
 Southbridge:
 - Connected floating power ball (U2300.AC24) (pg. 26).
 - Removed VCCGLANPLL RLC filter since GLAN is not used in noME (pg. 27).
 Clocking:
 - Changed CK505 from SLG8LP537 to SLG2AP101 (pp. 29, 30).
 AirPort:
 - Added mobile support for Wake-on-Wireless with WOW_EN GPIO (pp. 13,24).
 Ethernet:
 - Added support for WOL_EN GPIO (pg. 38).
 - Power Sequencing improvements (pg. 38).
 1/22/07 -- Changed U2900 to SLG2AP101 (primary) and SLG8LP537 (backup)
 1/22/07 -- Changed alias name to =PP3V3_S3_P3V3ENETFFET.
 1/22/07 -- Changed pull-ups on SMC "B" SMBUS signals from 4.7K to 3.3K (R5260 and R5261 from 116s0082 to 116s0078).
 1/22/07 -- Changed R7455 from 3.74K (114S0273) to 4.32K (114s0279) to adjust current limit.
 1/22/07 -- Changed R7526 from 5.6 Ohms (113s0320) to 1 Ohms(113s0023) to improve driver performance.
 1/23/07 -- Integrated m75/mlb CSA pages 28,30-32,50,53-55,70,78,80-82,84-89,90,94-95,107 through
 Change 41155 by cerickso@m75_mlbnome_051-7225_9.5.0.tmp.Ecad on 2007/01/22 16:50:43
 Changes since previous major release (9.4.0):
 - Clocks: Changed U2900 to SLG2AP101 as primary clock chip (T9_noME change 40975)
 - Clock Termination: Added R3051 for Silego 537/101 compatibility
 - BOM: Added BOMOPTIONS for SLG2AP101 (primary) and SLG8LP537 (backup)
 - BOM: Selected P1V8S3_1V825 BOMOPTION to lift voltage at FB memories
 7.3.0:
 1/23/07 -- Integrated CSA pages 79,98,99 of m75/lio through:
 Change 41322 by xyang@xyang_m57.Ecad on 2007/01/23 15:41:38
 EVT release for M75 LIO
 1/23/07 -- C7908 changed from 33uF,20%,16V to 22uF,20%, 25V.
 1/23/07 -- R7953 changed from 21K to 19.6K.
 1/23/07 -- U7950.5 PGOOD output is now NC.
 1/23/07 -- C9822 & C9918 changed from 0.01uF 20% 50V CERM to 0.01uF 10% 50V X7R
 8.0.0:
 1/24/07 -- Updated APN for latest 2.4GHz CPU, NB, and SB.
 1/24/07 -- Corrected APN for SLG2AP101.
 1/24/07 -- Fixed circular alias on =PP3V3_S0_LCD so that it only points to PP3V3_S5.
 8.1.0:
 1/25/07 -- Integrated t9/mlb_noME CSA pages 10,11,14-20,23-27,29,37,38,61,100-106 through:
 Change 41249 by wferry@wferry_projects.Ecad on 2007/01/23 10:35:37
 Page 38: Changed C3860 & C3861 from 27pF to 22pF per Quanta M75 Proto characterization
 Integrated m75/mlb CSA pages 28,30-32,50,53-55,78,80-82,84-89,90,94,95,107-109
 Change 41249 by wferry@wferry_projects.Ecad on 2007/01/23 10:35:37 through:
 Change 41851 by cerickso@m75_mlbnome_051-7225_11.0.0.tmp.Ecad on 2007/01/25 18:43:57
 This is second fab release for EVT!
 Changes since previous major release (10.2.0):
 - Current Sensing: Updated gain of PP1V25_ENET current sense amplifier to 165 (R5432 to 165K)
 1/25/07 -- Added BOM options for GPU straps.
 1/25/07 -- Moved =PP5V_S0_ODD to PP5V_S5 for layout reasons. Enable is still on S0.
 8.2.0:
 1/26/07 -- Integrated wferry/m76/mlb CSA page 108,109 through:
 Change 42002 by wferry@wferry_projects.Ecad on 2007/01/26 14:16:14
 Updated page 108, now M76-specific. Based on M75 page submitted 1/24.
 Page 109 also sync'ed from wferry_m75/mlb, no changes from 1/24 submission (this remains a shared page, though I believe it as not yet been integrated into M75 main-line).
 109: Added 100_DIFF_BGA rule defining 100-ohm for outer layers and 95-ohm for inner layers using tighter line width & spacing values.
 108: Assigning new 100_DIFF_BGA rule to LVDS, TMDS and PCIe nets in "BGA" constraint areas. Also some net property fixes to match latest m75/mlb page108.csa, as well as removing property assignments to nets not in M76 netlist.
 1/26/07 -- Updated PP5V_S0 aliases to support PCIREQ changes.
 1/26/07 -- ODD: Replaced PCIREQ pass FET with OD buffer to correct a corner case during PLTRST
 8.3.0:
 1/30/07 -- Integrated m75/mlb CSA page 28 through
 Change 42529 by cerickso@cerickso_m75.Ecad on 2007/01/30 15:04:57
 Submitting as minor release so changes can make M76 EVT
 Changes since previous fab release (11.0.0):
 - SB Misc: Added EXTGPU_PWR_EN as part of hardware-based GPU reset qualification logic
 - SB Misc: Renamed hardware/software GPU reset selector BOMOPTIONS to EXTGPU_RST_SW/HW
 1/30/07 -- Added 376S0526 (FDW252P) as alternate to 376S0451 (IRF7707) on Q7020.
 1/30/07 -- Added BOM option INV_SPLIT to J9655, 2 pin inverter connector.
 1/30/07 -- Changed R9920 from 68.1K (114S0396) to 64.9K (114S0394) per Flo Kim.
 1/30/07 -- Changed R9921 from 182K (114S0436) to 64.9K (114S0428) per Flo Kim.
 8.4.0:
 1/30/07 -- Corrected location of Q7020.
 9.0.0:
 1/31/07 -- Added BOM option EXTGPU_RST_SW to BOM group M76_COMMON1.
 1/31/07 -- Added GPU NO_TEST properties on LVDS_L_DATA_P[N][0]
 1/31/07 -- Changed L7810 from 152S0301 to 152S0558 for package height restriction. This is the 3.42V regulator inductor.
 1/31/07 -- Added OMIT to U4000.
 1/31/07 -- Added BOM table for U4000 to use TI PHY 338S0435.
 1/31/07 -- Added OMIT to U4000.

D

C

B


A

D

C

B

A



Revision History		
SYNC_MASTER=N/A	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	6	92	

Functional Test Points

ICT Test Points

Fan Connectors

FUNC_TEST	Pin
TRUE PP5V_S0	91
TRUE FAN_LT_PWM	52
TRUE FAN_LT_TACH	52
TRUE FAN_RT_PWM	52
TRUE FAN_RT_TACH	52

Battery Digital Connector

FUNC_TEST	Pin
TRUE SMC_BS_ALERT_L	45 46 57
TRUE SMBUS_SMC_BSA_SCL	45 48 57 88
TRUE SMBUS_SMC_BSA_SDA	45 48 57 88
TRUE BATT_POS	57 67
TRUE GND	

CPU FSB NO_TESTS

NO_TEST	Pin
TRUE FSB_A_L<31..3>	10 14 83
TRUE FSB_ADS_L	10 14 83
TRUE FSB_ADSTB_L<1..0>	10 14 83
TRUE FSB_BNR_L	10 14 83
TRUE FSB_BREQ0_L	10 14 83
TRUE FSB_D_L<63..0>	10 14 83
TRUE FSB_DBSY_L	10 14 83
TRUE FSB_DINV_L<3..0>	10 14 83
TRUE FSB_DRY_L	10 14 83
TRUE FSB_DSTB_L_N<3..0>	10 14 83
TRUE FSB_DSTB_L_P<3..0>	10 14 83
TRUE FSB_HIT_L	10 14 83
TRUE FSB_HITM_L	10 14 83
TRUE FSB_LOCK_L	10 14 83
TRUE FSB_REQ_L<4..0>	10 14 83

NB NO_TESTS

NO_TEST	Pin
TRUE NC_NB_NC<1..16>	16
TP_NB_NC<1..16>	16

LPC+ Debug Connector

FUNC_TEST	Pin
TRUE PP3V42_G3H	8 28 42 46 47 48
TRUE PP5V_S0	7 8 27 42 47 48 52 81
TRUE LPC_AD<0>	23 45 47
TRUE LPC_AD<1>	23 45 47
TRUE LPC_FRAME_L	23 45 47
TRUE PM_CLKRUN_L	25 45 47
TRUE PCI_FW_GNT_L	24 38 47 87
TRUE SMC_TMS	45 46 47
TRUE DEBUG_RESET_L	28 47
TRUE SMC_TRST_L	45 47
TRUE SMC_TDO	45 46 47
TRUE SMC_MD1	45 47
TRUE SMC_TX_L	43 45 46 47
TRUE FWH_INIT_L	47
TRUE PCI_CLK33M_LPCPLUS	30 47 88
TRUE LPC_AD<2>	23 45 47
TRUE LPC_AD<3>	23 45 47
TRUE INT_SERIRQ	25 45 47
TRUE PM_SUS_STAT_L	25 45 46 47
TRUE SMC_TDI	45 46 47
TRUE SMC_TCK	45 46 47
TRUE SMC_RESET_L	45 46 47
TRUE SMC_NMI	45 47
TRUE SMC_RX_L	43 45 46 47
TRUE LINDACARD_GPIO	25 47

Left I/O Power Connector

FUNC_TEST	Pin
TRUE PP18V5_DCIN	87
TRUE PPBUS_G3H	82 88 89
TRUE GND	

Request for 2 test points
Request for 3 test points

RTC Battery Connector

FUNC_TEST	Pin
TRUE PPVBATT_G3_RTC	28
TRUE GND	

Request for at least 10 GND test points
NOTE: 10 additional GND test points are called out separately in these notes.

Inverter Connector

FUNC_TEST	Pin
TRUE PPBUS_S0_LCDBKLT	
TRUE GND_CHASSIS_INVERTER	9 44 80 82
TRUE PP5V_SW_LCDBKLT	81 82
TRUE LCDBKLT_PWM	81 82
TRUE GND	

Current Sense Calibration

FUNC_TEST	Pin
TRUE ISENSE_CAL_EN	45 49
TRUE PP5V_S0	7 8 27 42 47 48 52 81
TRUE PPVCORE_S0_NB_GFX	9 18 23 49
TRUE PPVCORE_S0_CPU	9 11 12 49
TRUE PPVCORE_GPU	8 49 69 76
TRUE GND	

2 TPs per
6 TPs, 2 with each of above TP pairs

IR & Sleep LED Connector

FUNC_TEST	Pin
TRUE PP5V_S3	8 44 46 58 80
TRUE USB_IR_N	24 80 86
TRUE USB_IR_P	24 80 86
TRUE SYS_LED_ANODE	46 80
TRUE GND	

Left ALS

FUNC_TEST	Pin
TRUE ALS_GAIN	14 45 54
TRUE LTALS_OUT	14 54
TRUE GND	

Other Func Test Points

FUNC_TEST	Pin
TRUE PM_SYSRST_L	25 28 45
TRUE SMC_ONOFF_L	45 46 80

Thermal Diode Connectors

FUNC_TEST	Pin
TRUE REMTHMSNS_DX_P	51 91
TRUE REMTHMSNS_DX_N	51
TRUE CPUTHMSNS_D2_P	51 91
TRUE CPUTHMSNS_D2_N	51

System Validation TPs

FUNC_TEST	Pin
TRUE CPU_PWRGD	10 13 23 83
TRUE CPU_DP_SLP_L	7 10 23 83
TRUE PM_DPRS_SLPVR	16 25 59 83
TRUE CPU_DP_SLP_L	7 10 23 83
TRUE PM_LAN_ENABLE	25 45
TRUE PCI_RST_L	24 28
TRUE PM_RSMRST_L	25 45
TRUE PM_SB_PWROK	9 25 28
TRUE SB_RTC_RST_L	23 28
TRUE PM_STPCPU_L	25 29 30
TRUE PM_STPPCI_L	25 29 30
TRUE VR_PWRGD_CLKEN	25 28
TRUE VR_PWRGD_DELAY	9 16 28 59
TRUE FSB_CPURST_L	10 13 14 83
TRUE FSB_CPUSLP_L	10 14 83
TRUE FSB_DPWR_L	10 14 83
TRUE NB_SB_SYNC_L	16 25
TRUE PM_BMBUSY_L	16 25

FUNC_TEST	Pin
TRUE IMVP_VR_ON	45 59
TRUE IMVP_DPRS_SLPVR	59 83
TRUE PM_SLP_S3_L	25 35 36 40 45 58 63 66
TRUE PM_S4_STATE_L	25 34 43 45 58 66
TRUE PM_SLP_S5_L	25 45 66
TRUE PM_ENET_EN	36 62 66
TRUE P1V5P1V05S0_PGOOD	62 64 66
TRUE CPU_DPRSTP_L	10 16 23 59 83
TRUE IMVP6_VID<6..0>	12 59 83
TRUE FSB_CLK_CPU_N	10 29 30 88
TRUE FSB_CLK_CPU_P	10 29 30 88
TRUE PLT_RST_L	9 24 28 79 81
TRUE NB_RESET_L	16 28
TRUE GPU_RESET_L	28 88
TRUE SMC_LRESET_L	28 45
TRUE CPU_STPCLK_L	10 23 83
TRUE FSB_CLK_NB_P	14 29 30 88
TRUE FSB_CLK_NB_N	14 29 30 88
TRUE NB_CLKREQ0_L	16 29
TRUE NB_CLK100M_PCIE_P	16 29 30 88
TRUE NB_CLK100M_PCIE_N	16 29 30 88
TRUE NB_CLK96M_DOT_P	88
TRUE NB_CLK96M_DOT_N	88
TRUE NB_CLK100M_DPLLSS_P	16 22 29 30 88
TRUE NB_CLK100M_DPLLSS_N	16 22 29 30 88
TRUE CPU_THERMTRIP_R	23

Functional / ICT Test

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7261	REV. 10.0.0
	SCALE NONE	SHT 7 OF 92	

D
C
B
A

D
C
B
A



Power Aliases
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	8	92	

Yukon EC will not be supported

28 25 9 7	PM_SB_PWROK	==	PM_SB_PWROK	7 9 25 28
	MAKE_BASE=TRUE			
59 28 16 9 7	VR_PWRGOOD_DELAY	==	VR_PWRGOOD_DELAY	7 9 16 28 59
	MAKE_BASE=TRUE			
88 68 30 29 9	PEG_CLK100M_GPU_P	==	PEG_CLK100M_GPU_P	9 29 30 68 88
	MAKE_BASE=TRUE			
88 68 30 29 9	PEG_CLK100M_GPU_N	==	PEG_CLK100M_GPU_N	9 29 30 68 88
	MAKE_BASE=TRUE			
55 45 9	SMC_SMS_INT	==	SMC_SMS_INT	9 45 55
	MAKE_BASE=TRUE			
60 16 9	GFX_VR_EN	==	GFX_VR_EN	9 16 60
	MAKE_BASE=TRUE			
79 60 9	PM_ALL_NBGFX_PGOOD	==	PM_ALL_NBGFX_PGOOD	9 60 79
	MAKE_BASE=TRUE			
60	GFXIMVP6_VID<4..0>	==	GFX_VID<4..0>	16
	MAKE_BASE=TRUE			
81 79 28 24 9 7	PLT_RST_L	==	PLT_RST_L	7 9 24 28 79 81
67 46 45 9	SMC_ENRGYSTR_LDO_EN	==	SMC_ENRGYSTR_LDO_EN	9 45 46 67
31 9	TP_MEM_A_A<15>	==	TP_MEM_A_A<15>	9 31
	MAKE_BASE=TRUE			
32 9	TP_MEM_B_A<15>	==	TP_MEM_B_A<15>	9 32
	MAKE_BASE=TRUE			

Thermal Module Holes

All holes are plated through holes with two exceptions:

- GND_CHASSIS_RIGHT_FAN_NOTCH (to the left of small well on lower board edge near USB)
- GND_CHASSIS_BATTCONN_HOLE (to the left of DIMM cutout near board edge)

Top CPU TM "Hole"
Add 8 blind vias per side to GND

Top Right GPU
TM Hole

ZT0985
195R106

ZT0970
195R106

Left CPU
TM Hole


ZT0975
195R106

Right CPU
TM Hole


ZT0980
195R106

Bottom Left GPU
TM Hole


Chassis GNDs



Digital Ground



Frame holes



RAM door (Torx) holes

ZT0930
235R126

GND
MIN_LINE_WIDTH=0.6mm
MIN_NECK_WIDTH=0.25mm
VOLTAGE=0V



ZT0935
235R126

GND
MIN_LINE_WIDTH=0.6mm
MIN_NECK_WIDTH=0.25mm
VOLTAGE=0V

ZT0965
195R106





GND
MIN_LINE_WIDTH=0.6mm
MIN_NECK_WIDTH=0.25mm
VOLTAGE=0V

Chassis connection to be made at the mounting hole east of the LVDS connector






Signal Aliases		
SYNC_MASTER=(T9_MLB)	SYNC_DATE=08/23/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	9	92	



LAYOUT NOTE:
 COMPO,2 CONNECT WITH ZO=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMPL,3 CONNECT WITH ZO=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".



CPU FSB

SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




CPU Power & Ground
 SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT 11 OF 92		
NONE			


CPU VCORE HF AND BULK DECOUPLING




CPU VCORE VID CONNECTIONS



VCCP (CPU I/O) DECOUPLING



VCCA (CPU AVdd) DECOUPLING



CPU Decoupling & VID

SYNC_MASTER=M75_MLB SYNC_DATE=12/07/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT		OF
NONE	12		92

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.




← Direction of XDP module
Please avoid any obstructions on even-numbered side of J1300

eXtended Debug Port (XDP)
SYNC_MASTER=T9_NOME SYNC_DATE=01/22/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT		OF
NONE	13		92



NB CPU Interface
SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	14	92	

LVDS Disable

Can leave all signals NC if LVDS is not implemented. Tie VCC_TX_LVDS and VCCA_LVDS to GND. If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC
Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.


CRT & TV-Out Disable

Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND. Can tie the following rails to GND: VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND. Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND. Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore). Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore). Tie VCC_AXG and VCC_AXG_NCTF to GND. Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces
SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


Table with columns: SIZE (D), DRAWING NUMBER (051-7261), REV. (10.0.0), SCALE (NONE), SHEET (15 OF 92)



APPLE COMPUTER INC.






NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIx4 Low = DMIx2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent Low = Only SDVO SDVO/PCIe x1 or PCIe x16

NB_CFG<13:12>
00 = RESERVED
01 = XOR Mode Enabled
10 = All-Z Mode Enabled
11 = Normal Operation



NB_CFG<8:0> used for debug access

NB_CFG<13:12> require ICT access



NOTE: GMCH CL_PWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0M_WOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CL_PWROK to PWROK.

NB Misc Interfaces		
SYNC_MASTER=T9_NOME	SYNC_DATE=01/25/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

SIZE	DRAWING NUMBER	REV.
D	051-7261	10.0.0
SCALE	SHT	OF
NONE	16	92



APPLE COMPUTER INC.

D

C

B

A

D


C

B

A


OMIT

DDR SYSTEM MEMORY A



OMIT

DDR SYSTEM MEMORY B



NB DDR2 Interfaces


SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7261	10.0.0
SCALE	SHT	OF
NONE	17	92



<http://24hcongnghe.org>

NCTF balls are Not Critical To Function

These connections can break without impacting part performance.

NB Power 1
 SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	18	92	

Current numbers from Crestline EDS, doc #21749.


http://24hcongnghe.org




NB Power 2
 SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	19	92	




Crestline Thermal Diode Pins
 Mainly for investigation. If not used,
 alias these nets directly to GND.



NB Grounds
 SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	20	92	



NB Standard Decoupling









SYNC_MASTER=T9_NOME SYNC_DATE=12/21/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	21	92	

Current numbers from Crestline EDS, doc #21749.



NB Graphics Decoupling
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	22	92	



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDs
HDA_SDOUR	INTEGRATED PD
ACZ_SYNC	INTEGRATED PD


SB Enet, Disk, FSB, LPC
 SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	23	92	



NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.




Provide a pull-down on this GPIO if not used.




SB PCI, PCIe, DMI, USB
 SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



LAYOUT NOTE:
PLACE R2511-16 WHERE PHYSICALLY ACCESSIBLE




NOTE: DPRSLPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION
PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

SB Pwr Mgt, GPIO, Clink
SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	25	92	



Current	Component / Pin	Notes
6 uA	S0-G3	PP3V3_G3_SB_RTC
1 mA	S0	PP5V_S0_SB_V5REF
1 mA	S0-S5	PP5V_S5_SB_V5REF_SUS
657 mA	S0	PP1V5_S0_SB_VCC1_5_B
47 mA	S0	PP1V5_S0_SB_VCCSATAPLL
1080 mA	S0 (total)	VCC1_5_A
10 mA	S0	PP1V5_S0
19 mA	S0	TP_VCCLAN1_05_INTERNAL_REG1
63 mA	S0	TP_VCCLAN1_05_INTERNAL_REG2
23 mA	S0	PP3V3_S0
80 mA	S0	PP1V5_S0_SB_VCC1_5_B
1 mA	S0	PP3V3_S0
23 mA	S0	VCCDMIPLL
50 mA	S0	PP1V25_S0
1 mA	S0	PP1V05_S0
442 mA	S0	PP3V3_S0 (total)
117 mA	S0	PP3V3_S5
19 mA	S0	PP3V3_S0
51 mA	M1 & WOL	PP3V3_S0

NOTE:
VccHDA and VccSusHDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.
Current figures provided assume 1.5V.




SB Power & Ground
 SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SHT	OF	REV.
NONE	26	92	10.0.0

APPLE COMPUTER INC.

Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.



SB Decoupling

SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


Table with columns: SCALE, SHEET, OF, DRAWING NUMBER, REV. Values: NONE, 27, OF, 92, 051-7261, 10.0.0




APPLE COMPUTER INC.

Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

Coin-Cell Connector




RTC Power Sources




Platform Reset Connections


Unbuffered



SB RTC Crystal




System Reset "Button"




SILK_PART=SYS_RST This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.

Muxed GFX GPU Reset Support




ON POWER UP: This delay ensures that GPU clocks run before GPU is released from reset (RC should reach schmitt trigger threshold at approx 1.65ms nominal w/ 1K pullup on PM_ALL_GPU_PGOOD)

VRMPWRGD Inverter




PWROK Circuit




ON POWER DOWN: This ensures that GPU is put into reset while chip is still powered and clocks are still running.

PCI Reset Connections



CPU VCore ForcePSI




SB Misc SYNC_MASTER=M75_MLB SYNC_DATE=01/30/2007 NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SCALE, SHEET, OF, REV. Values: NONE, 28, OF, 92, 10.0.0



APPLE COMPUTER INC.

Table with columns: SIZE, DRAWING NUMBER, REV. Values: D, 051-7261, 10.0.0



One 0.1uF per power pin (place at pin).
One 10uF cap per rail.

NEED TO CHECK CAP VALUE

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

- From ICH
- CPU Host Clock (FSB/4)
- GMCH Host Clock (FSB/4)
- ITP/XDP Host Clock (FSB/4)
- GMCH Display PLL B 100MHz (Int GFX)
- GPU PCIe 100MHz (Ext GFX)
- ICH DMI/PCIe 100MHz
- ExpressCard / Spare 100MHz
- ICH SATA 100MHz
- GMCH DMI/PCIe 100MHz
- PCIe Mini Card (AirPort) 100MHz
- Spare 100MHz
- NOTE: Pin 40 was PGMODE on SLG8LP537. Do not pull low on SLG8LP537 or device is set to CK410M mode.
- Yukon PCIe 100MHz
- GMCH Display PLL A 96MHz (Int GFX)
- (Or 27MHz Spread & Non-Spread for Ext GFX)
- From ICH
- ICH USB/Audio 48MHz
- ICH SIO/LPC/REF 14.318MHz
- TP or GPU PGOOD

NOTE: Pin 53 was REF_1 on SLG8LP537.

(*) CLKREQ# internal pull-ups/downs only on SLG2AP101, not SLG8LP537.

Clock (CK505)

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	29	92	

CK505 Configuration Straps

FCT_SEL (GFX clock select)




FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)




CLKREQ Controls




Silego SLG2AP101 has internal pull-ups on all CLKREQ# pins. Support for SL8GLP537 or equiv. only. NB and SATA CLKREQs are not remappable (and thus are not shown here).

GPU Clock Gating



Unused Clocks



Clock Termination
 SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


Page Notes

Power aliases required by this page:
 - =PP1V8_S3M_MEM_A
 - =PP0V9_S3M_MEM_DIMMVREFA
 - =PPSPD_S0M_MEM_A (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA


BOM options provided by this page:
 (NONE)

"Factory" (thru-hole) slot



DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	31	92	





Page Notes

Power aliases required by this page:
 - =PP1V8_S3M_MEM_B
 - =PP0V9_S3M_MEM_DIMMVREFB
 - =PPSPD_S0M_MEM_B (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA

BOM options provided by this page:
 (NONE)

"Expansion" (surface-mount) slot



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	32	92	

One cap for each side of every RPAK, one cap for every two discrete resistors
Ensure CS_L and ODT resistors are close to SO-DIMM connector

D

D

C


C

B

B

A

A



Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	33	92	

Left I/O Board Connector



Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

87 34 25 TP_CLINK_WLAN_CLK == TP_CLINK_WLAN_CLK 25 34 87
 MAKE_BASE=TRUE

87 34 25 TP_CLINK_WLAN_DATA == TP_CLINK_WLAN_DATA 25 34 87
 MAKE_BASE=TRUE

87 34 25 TP_CLINK_WLAN_RESET L TP_CLINK_WLAN_RESET L 25 34 87
 MAKE_BASE=TRUE

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	34	92	


Page Notes

Power aliases required by this page:
-PP3V3_ENET_PHY (EC / Ultra)
-PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
-YUKON_EC_PP2V5_ENET (2.5V / GND)
-PP1V2_ENET_PHY

Signal aliases required by this page:
-ENET_CLKREQ_L (NC/TP for Yukon EC)
-ENET_VMAIN_AVLBL (See note by pin)

BOM options provided by this page:
YUKON_EC - Selects Yukon EC RSET value.
YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.



GND
Yukon EC: Alias to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF & 1x 0.001uF caps
Yukon Ultra: Alias to GND




Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists components like IC, 88E8058, GIGABIT ENET XCVR, 64P QFN and IC, FLASH, 88E8058 ETHERNET VPD, IIC, S08.


To support Yukon EC and Ultra on the same board:

- Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)
SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

ENET Enable Generation


"ENET" = "S0" || ("S3" && "AC" && "WOL_EN")
 NOTE: S3 term is guaranteed by source of R3800 & Q3810, MUST BE S3 RAIL.



3.3V ENET FET


WLAN Enable Generation

"WLAN" = "S0" || ("S3" && "AC" && "WOW_EN")
 NOTE: S3 term is guaranteed by FET & pull-up source, MUST BE S3 RAIL.




Yukon AVDDL LDO

1.9V for Yukon Ultra, 2.5V for Yukon EC
 Yukon Ultra requires 1.9V on its magnetics to pass compliance tests



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0363	1	RES,31.6K,1%,1/16W,402,LF	R3855		YUKON_EC

Yukon Crystal



Yukon Power Control

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	36	92	

Page Notes

Power aliases required by this page:
 - =GND_CHASSIS_ENET
 Signal aliases required by this page:
 (NONE)
 BOM options provided by this page:
 (NONE)


Transformers should be mirrored on opposite sides of the board



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
15780030	2	XPRM_120_MALP-PORT_1000T_14P_2MM	T3900, T3901	CRITICAL	

Ethernet Connector
 SYNC_MASTER=M75_MLB SYNC_DATE=12/21/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	37	92	




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0435	1	IC, TSB83AA22C, 1394B PHY/LINK, BGA, 168P	U4000	CRITICAL	

FireWire Link (TSB83AA22)
 SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	38	92	



FireWire PHY (TSB83AA22)
 SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	39	92	


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWSW (system supply for bus power)
 - =PP3V3_FW_LATEVG_ACTIVE
 - =PPVP_FW_SUMNODE (power passthru summation node)

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - FW_PORT_FAULT_PU


FireWire Port Power Switch




Enables port power when machine is running or on AC.

Current Limit/Active Late-VG Protection

Late-VG Event Detection



FWLATEVG_3V_REF Hysteresis:
 2.95V when port power is on
 2.81V on late Vg event and port power is off



Current Limits
 0.020 ohm => 2.4A
 0.025 ohm => 2A
 0.030 ohm => 1.66A (Ideal)
 0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	92
NONE	40		

Page Notes

Power aliases required by this page:
- =PPVP_FW_PORT0
- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG
- =GND_CHASSIS_FW_PORT0L
- =GND_CHASSIS_FW_PORT0U
- =GND_CHASSIS_FW_PORT1
- =GND_CHASSIS_FW_EMI_R


Signal aliases required by this page: (NONE)
NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page: (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

FireWire PHY Config Straps




Termination



Place close to FireWire PHY



Late-VG Protection Power



PP2V4_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin. R4390 should be 390 Ohms max for a 3.3V rail.



FireWire Ports

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SCALE, SHEET, OF, DRAWING NUMBER, REV. Values: NONE, 41, OF, 92, 051-7261, 10.0.0




APPLE COMPUTER INC.

IDE (ODD) Connector



Unused SATA Ports




Placement note:
Place within 12.7mm
from ball of SB


PATA Connector
 SYNC_MASTER=M75_MLB SYNC_DATE=12/07/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	42	92	


Port Power Switch



Right USB Port



USB/SMC Debug Mux



External USB Connector


SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	43	92	

Left Clutch Barrel Interconnect



SIM Interconnect



Left Clutch Barrel Interconnect
 SYNC_MASTER=M75_MLB SYNC_DATE=12/21/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	44	92	


NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

C

B



A



PLACEMENT_NOTE=Place R4999 close to U4900 pins N14,N15
PLACEMENT_NOTE=Place C4920 close to U4900 pins N14,N15

PLACEMENT_NOTE=Place C4907 close to U4900 pin F1


NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SMC
 SYNC_MASTER=T9_NOME SYNC_DATE=12/21/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	45	92	


SMC Reset "Button" / Brownout Detect



SMC FSB to 3.3V Level Shifting




SMC Crystal Circuit Debug Power "Button"




TP_SMC_FAN_2_CTL	==	TP_SMC_FAN_2_CTL	45 46
TP_SMC_FAN_2_TACH	==	TP_SMC_FAN_2_TACH	45 46
TP_SMC_FAN_3_CTL	==	TP_SMC_FAN_3_CTL	45 46
TP_SMC_FAN_3_TACH	==	TP_SMC_FAN_3_TACH	45 46
TP_SMC_GFX_OVERTEMP_L	==	TP_SMC_GFX_OVERTEMP_L	45 46
TP_SMC_GFX_THROTTLE_L	==	TP_SMC_GFX_THROTTLE_L	45 46
TP_SMC_BATT_VSET	==	TP_SMC_BATT_VSET	45 46
TP_SMC_SYS_VSET	==	TP_SMC_SYS_VSET	45 46
TP_SMC_P14	==	TP_SMC_P14	45 46
TP_SMC_P20	==	TP_SMC_P20	45 46
TP_SMC_P21	==	TP_SMC_P21	45 46
TP_SMC_P22	==	TP_SMC_P22	45 46
TP_SMC_P23	==	TP_SMC_P23	45 46
TP_SMC_P26	==	TP_SMC_P26	45 46
TP_SMC_P27	==	TP_SMC_P27	45 46
TP_SMC_P43	==	TP_SMC_P43	45 46
TP_SMC_P44	==	TP_SMC_P44	45 46
TP_SMC_P46	==	TP_SMC_P46	45 46
TP_SMC_P62	==	TP_SMC_P62	45 46
TP_SMC_P63	==	TP_SMC_P63	45 46
TP_SMC_P64	==	TP_SMC_P64	45 46
TP_SMC_P81	==	TP_SMC_P81	45 46
TP_SMC_PFO	==	TP_SMC_PFO	45 46
TP_SMC_PF1	==	TP_SMC_PF1	45 46

SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381278		ALL	Interail ISL60002-33

LAN PWRGD Circuit




SMC_PA0	R5091	100K	1	2	5%	1/16W	MF-LF	402
SMC_PA1	R5092	100K	1	2	5%	1/16W	MF-LF	402
SMC_PB0	R5093	100K	1	2	5%	1/16W	MF-LF	402
SMC_ONOFF_L	R5070	10K	1	2	5%	1/16W	MF-LF	402
SMC_LID	R5071	100K	1	2	5%	1/16W	MF-LF	402
SMC_FWE	R5072	10K	1	2	5%	1/16W	MF-LF	402
SMC_TX_L	R5073	10K	1	2	5%	1/16W	MF-LF	402
SMC_RX_L	R5074	100K	1	2	5%	1/16W	MF-LF	402
SMC_P67	R5094	10K	1	2	5%	1/16W	MF-LF	402
SMC_P63	R5081	10K	1	2	5%	1/16W	MF-LF	402
SMC_P60	R5096	10K	1	2	5%	1/16W	MF-LF	402
SMC_PH4	R5082	10K	1	2	5%	1/16W	MF-LF	402
SMC_BATT_TRICKLE_EN_L	R5083	10K	1	2	5%	1/16W	MF-LF	402
SMC_BATT_CHG_EN	R5084	10K	1	2	5%	1/16W	MF-LF	402
SMC_ADAPTER_EN	R5085	10K	1	2	5%	1/16W	MF-LF	402
SMC_CASE_OPEN	R5086	10K	1	2	5%	1/16W	MF-LF	402
SMC_BC_ACOK	R5087	470K	1	2	5%	1/16W	MF-LF	402
SMC_EXCARD_CP	R5088	10K	1	2	5%	1/16W	MF-LF	402
PM_SUS_STAT_L	R5089	100K	1	2	5%	1/16W	MF-LF	402
PM_SLP_S5_L	R5090	100K	1	2	5%	1/16W	MF-LF	402

System (Sleep) LED Circuit



S5 Rail PWRGD Circuit




SMC Support
 SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	46	92	

LPC+ Connector

FWH_INIT_L Generation




LPC+ Debug Connector
 SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	47	92	


ICH8-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




SMC "Battery A" SMBus Connections




SMC "B" SMBus Connections



SMC "Management" SMBus Connections



ICH8-M ME SMBus Connections



SMBus Connections
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	48	92	




CPU Voltage Sense / Filter




PBUS Voltage Sense & Filter




GPU Voltage Sense / Filter




NB GFX Current Sense Filter




CPU Current Sense Filter




DCIN Current Sense Filter




Battery (PBUS) Current Sense Filter




NB Core Current Sense Filter




GPU Current Sense Filter



NB 1.8V Current Sense Filter




S0/GPU 1.25V Current Sense Filter



Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits








Current & Voltage Sensing

SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	49	92	




Current Sensing
 SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	92
NONE	50		



GPU/Heat Pipe & Bottom Case Skin Thermal Sensor




GPU Die Thermal Sensor



Thermal Sensors		
SYNC_MASTER=M75_MLB	SYNC_DATE=01/26/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	51	92	



Fan Connectors

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7261	REV. 10.0.0
	SCALE NONE	SHT 52	OF 92


Battery Current Sense



DCIn Current Sense



Battery Charger Thermal Sensor



(Tm0P) R:0x93,W:0x92

Current & Thermal Sensors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	53	92	

Right ALS Circuit

Left ALS Filter




Keyboard LED Driver





ALS Support
 SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	54	92	



I2C addresses:
 ADDR low => 0x30, 0x31
 ADDR high => 0x32, 0x33
 Alias SCL/SDA to GND if using analog outputs only


Desired orientation when placed on board top-side: Desired orientation when placed on board bottom-side:



Sudden Motion Sensor (SMS)
 SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	55	92	




SPI BootROM
SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	56	92	


DC-In Connector



Battery Connector



Inrush Limiter



NOTE: R8210 is on LIO!
 System must provide 10K-70K impedance
 to A52 adapter for system load detection.
 REQ of R8210 (on LIO), R8212, & R8213 is 36.9K.

$$V_{ref} = 3.42V * (R2a / (R1a + R2a))$$

$$V_{th} = (V_{ref} / (R2b / (R1b + R2b)))$$

$$V_{ref} = 1.23V$$

$$V_{th} = 13.0V$$

Assuming 1% variance for R8210-R8215 and 3.42V:
 Worst case Vth: min:12.47V, max: 13.54V


DC-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	57	92	



Power FETs
 SYNC_MASTER=M75_MLB SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	58	92	





http://24hcongnghe.org

These caps are for Q7100

These caps are for Q7102

DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

C7135



LAYOUT NOTE:
Place R7126 in hot spot of reg circuit.

59	IMVP6_OCSET	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
59	IMVP6_VO	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
59	IMVP6_DROOP	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
59	IMVP6_DFB	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
59	IMVP6_SOFT	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
59	IMVP6_RBIAS	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
59	IMVP6_VDIFF	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
59	IMVP6_FB2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
59	IMVP6_FB	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
59	IMVP6_COMP	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
59	IMVP6_VW	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
59	IMVP6_PHASE1	MIN LINE WIDTH=1.5 MM	MIN NECK WIDTH=0.2 MM	
59	IMVP6_BOOT1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.2 MM	
59	IMVP6_UGATE1	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.2 MM	
59	IMVP6_LGATE1	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM	
59	IMVP6_ISEN1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.2 MM	
59	IMVP6_VSUM1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM	
59	IMVP6_VO1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM	
59	IMVP6_VSEN_P	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.2 MM	
59	IMVP6_PHASE2	MIN LINE WIDTH=1.5 MM	MIN NECK WIDTH=0.2 MM	
59	IMVP6_BOOT2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.2 MM	
59	IMVP6_UGATE2	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.2 MM	
59	IMVP6_LGATE2	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM	
59	IMVP6_ISEN2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.2 MM	
59	IMVP6_VSUM2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM	
59	IMVP6_VO2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM	
59	IMVP6_VSEN_N	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.2 MM	

IMVP6 CPU VCore Regulator

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHEET	OF	
NONE	59	92	



ENTER DIODE-EMULATION-MODE IN ALL STATES
WHEN GFXIMVP6_FDE = 1
IN RENDER SUSPEND STATE, AUDIO FILTER
ENABLED WHEN GFXIMVP6_AF_EN = 1

PLACEMENT_NOTE=Place R7220 at NB
PLACEMENT_NOTE=Place R7221 at NB

(VO/PHASE_VSUM offpage flags for current sensing)
(GFXIMVP6_VO)
(GFXIMVP6_PHASE_VSUM)
VO=Sense-, PHASE_VSUM=Sense+

NOTE: Intel recommendation to stuff 30K pull-up and
100K pull-down on VR_EN per Crestline Issue #306022.

IMVP6 NB Gfx Core Regulator
 SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	60	92	

TPS51120 LDO/Buffer outputs (Available for system use)

PP2V0 S5 P5VP3V3 BUF 50uA max load when EN5 & EN3 high
PP5V S5 P5VP3V3 LDO 100mA max load when EN5 high





NOTE: EN5 can float or tie to VIN for automatic 5V LDO enable
EN3 can float or tie to VREG5 for automatic 3.3V LDO enable
When both are low TPS51120 VIN current drops from 100-150uA to 10-20uA.

5V / 3.3V Power Supply
SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	61	92	



1.25V / 1.05V Power Supply
 SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	62	92	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0346	1	RES, 21.5K, 1%, 1/16W, 402, LF	R7520		P1V8S3_1V825

1.8V DDR2 Supply


SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	63	92	




1.5V Power Supply
 SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	64	92	

3.3V FW PHY Supply



1.95V FW PHY Supply



FW PHY Power Supplies

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7261	10.0.0
SCALE	SHT	OF
NONE	65	92


Power Control Signals

3.425V "G3Hot" Supply

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

G84M GPU requires rails to come up in the following order:
 1) 1.2V
 2) 3.3V
 3) Vcore
 4) 1.8V

Supply needs to guarantee 3.31V delivered to SMC Vref generator



$$V_{out} = 1.25V * (1 + R_a / R_b)$$


Vout = 3.425
 200mA max output
 (Switcher limit)

Unused PGOOD Signals

TP_P1V25ENET_PGOOD	=	TP_P1V25ENET_PGOOD
TP_P1V8S3_PGOOD	=	TP_P1V8S3_PGOOD

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




PP1V2_GPU needs to ramp first via RC control


Fast wake glitch filter. Should not be necessary to stuff if GPU supplies and PGOOD revalidate before 99ms SMC timer expires.

NOTE: 0.9V/2.5V is not checked! Other S0 Rails PWRGD Circuit

Does not include GFX rails



LTC2900 typical threshold is 93.5% (4.675V, 3.086V, 1.685V, 1.120V)



3.425V G3Hot Supply & Power Control

SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-7261	10.0.0
SCALE	SHT	OF
NONE	66	92



APPLE COMPUTER INC.


PBus Supply & Battery Charger

<http://24hcongnghhe.org>




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1510	1	ISL6257H, BATT CHGR, 28P, QFN	R7900	CRITICAL	ISL6257H
116S0004	1	0 OHM, 5%, 1/16W, 0402	SMD, L7904		ISL6257H


Energy Star LDO




Battery Charge FETs



Adapter Input Current Limit



Battery Charge Current Limit



PBus Supply & Batt. Charger
 SYNC_MASTER=M75_LIO SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	67	92	



Page Notes

Power aliases required by this page:
- =PPIV2_GPU_PEX_PLLXVDD
- =PPIV2_GPU_PEX_IOVDDQ
- =PPIV2_GPU_PEX_IOVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

OMIT
U8000
NB8P-GS-A1
BGA
(1 OF 8)



NV G84M PCI-E
SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF, PART. Values: D, 051-7261, 10.0.0, NONE, 68, OF, 92.



APPLE COMPUTER INC.


Page Notes

Power aliases required by this page:

- =PPVCORE_GPU
- =PP1V8_GPU_FBVDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M Core/FB Power

SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	NONE	SHT	69 OF 92


Page Notes

Power aliases required by this page:
- =PPIV2_GPU_FBPLLAVDD
- =PPIV8_GPU_FBIO
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



NV G84M Frame Buffer I/F
SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer A

SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	71	92	

Page Notes

Power aliases required by this page:
- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

D

D

C


C

B

B

A

A



NV G84M GPIO/MIO/Misc

SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007





NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SCALE, DRAWING NUMBER, SHEET, OF, REV. Values: SCALE NONE, DRAWING NUMBER 051-7261, SHEET 73 OF 92, REV. 10.0.0



APPLE COMPUTER INC.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1718	1	IC,TS3V340,QUAD VIDEO SW,QFN16	U8700	CRITICAL	
PART NUMBER 18 ALTERNATE FOR PART NUMBER					
353S1579		353S1718	ALL (U8700)	TS3V340 alt to TS3V340	

GPU Straps

SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
- =PP1V8_GPU_IFPX
- =PP3V3_GPU_IFPCD_IOVDD
- =PP3V3_GPU_DAC
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



I2CS must be pulled up if not used
I2CS addr fixed at 0x9E,0x9F




Table with 3 columns: Composite/S-Video, VGA, Component. Rows show signal assignments like C, R, Pr, Y, G, Y, Comp, B, Pb.


NV G84M Video Interfaces
SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing information: APPLE COMPUTER INC., DRAWING NUMBER 051-7261, REV. 10.0.0, SCALE NONE, SHEET 75 OF 92.

GPU VCore Regulator

GPU VCore Current Sense



$$V_{out} = 1.25V - 0.96V$$

$$18A \text{ max output (L8920 limit)}$$

$$V_{out} = 0.75V * (1 + R_a / R_{eq})$$

$$V_{out}(\min) = 0.75V * (1 + R_a / R_b)$$

$$R_{eq} = R_b || R_c || R_d || R_e$$

GPU VCore Setpoints

VID2	VID1	VID0	C	D	E	Vout
0	0	0	-	-	-	0.965 (rsvd state)
0	0	1	Y	-	-	1.060 (max batt)
0	1	1	Y	Y	-	1.156 (balanced)
1	1	1	Y	Y	Y	1.251 (max perf)

All other states not defined

GPU (G84M) Core Supply


SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	76	92	

LCD (LVDS) INTERFACE



LVDS Display Connector
 SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007




NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	77	92	

TMDS Filtering



VGA SYNC Buffers

ANALOG FILTERING PLACE CLOSE TO CONNECTOR



DVI INTERFACE

DVI DDC Current Limit (55mA requirement per DVI spec)




DVI Display Connector
 SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	78	92	


LVDS I/F Mux

PGOOD Monitor for GPU Rails




Fast wake condition is worst case. ICHx can create an S3 duration of 1 RTC clock (32 us). If mux select is on core well and AND-gate is implemented, glitch filter or <99ms PGOOD assertion time is required for PGOODs to be valid at end of 99 ms SMC timer. If mux select on resume well, then observed PGOOD will not change during S3 transitions and ICHx will honor whatever PGOOD delays are provided.

NB LVDS I/F




GPU LVDS I/F


Mux Select Conditioning




LVDS Data Mux Power Supply



GPU DDC Pass FETs



Panel/Backlight Control Mux



LVDS Interface Mux


SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


IR & Sleep LED Connector




Top-Case Connector



Inverter Connectors



Bluetooth (M13P) & SATA HDD Flex Connector



M76 Specific Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT 80 OF 92		
NONE			



Inverter Support

SYNC_MASTER=M75_LIO SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7261	REV. 10.0.0
	SCALE NONE	SHEET 81 OF 92	



Inverter Control IC
 SYNC_MASTER=M75_LIO SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0319	1	RES, 11.3K, 1%, 1/16W, MF, 402, LF	R9932		INV_15INCH

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	REV.
NONE	82	92	

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	?
FSB_DATA2DATA	*	=2:1_SPACING	?
FSB_DSTB	*	=3:1_SPACING	?
FSB_DATA2DSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BRQ0 L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DBSY L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DEFER L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRDY L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HIT L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HITM L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L	10 14
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB CPURST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0>	7 10 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
CPU_IERR_L	CPU_55S		CPU IERR L	10
CPU_FERR_L	CPU_55S		CPU FERR L	10 23
CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU PROCHOT L	10 46 59
CPU_PWRGD	CPU_55S		CPU PWRGD	7 10 13 23
CPU_FRGM_SB	CPU_55S		CPU INTR	10 23
CPU_FRGM_SB	CPU_55S		CPU NMI	10 23
CPU_FRGM_SB	CPU_55S		CPU A20M L	10 23
CPU_FRGM_SB	CPU_55S		CPU DPSTP L	7 10 23
CPU_FRGM_SB	CPU_55S		CPU IGNE L	10 23
CPU_INIT_L	CPU_55S		CPU INIT L	10 23 47
CPU_FRGM_SB	CPU_55S		CPU SMI L	10 23
CPU_FRGM_SB	CPU_55S		CPU STPCLK L	7 10 23
PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM THRMTRIP L	10 16 23 46
FSB_CPUSLP_L	CPU_55S		FSB CPUSLP L	7 10 14
PM_DPRSLEVR	CPU_55S	CPU_2T01	PM DPRSLPVR	7 16 25 59
(See above)	CPU_55S	CPU_2T01	IMVP DPRSLPVR	7 59
CPU_BSEL0	CPU_55S	CPU_2T01	CPU BSEL<0>	10 30
(See above)	CPU_55S	CPU_2T01	NB BSEL<0>	13 16 30
CPU_BSEL1	CPU_55S	CPU_2T01	CPU BSEL<1>	10 30
(See above)	CPU_55S	CPU_2T01	NB BSEL<1>	13 16 30
CPU_BSEL2	CPU_55S	CPU_2T01	CPU BSEL<2>	10 30
(See above)	CPU_55S	CPU_2T01	NB BSEL<2>	13 16 30
CPU_DPRSTP_L	CPU_55S	CPU_2T01	CPU DPRSTP L	7 10 16 23 59
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF	10
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	10 13
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	10 13
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	10 13
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	10 13
XDP_TEST_L	CPU_55S	CPU_ITP	XDP TRST L	10 13
XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5>	10 13
CLK_FSB_1000	CLK_FSB	CLK_FSB	XDP CLK P	13 29 30 88
CLK_FSB_1000	CLK_FSB	CLK_FSB	XDP CLK N	13 29 30 88
(FSB_CPURST_L)	CPU_55S	CPU_ITP	XDP CPURST L	13
CPU_VID<6..0>	CPU_55S	CPU_2T01	CPU VID<6..0>	11 12
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	7 12 59
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 59
CPU_27P4S	CPU_VCCSENSE		IMVP6 VSEN P	59
CPU_27P4S	CPU_VCCSENSE		IMVP6 VSEN N	59

CPU/FSB Constraints
 SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	83	92	

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG R2D P<15..0>	68
	PCIE_100D	PCIE	PEG R2D N<15..0>	68
	PCIE_100D	PCIE	PEG R2D_C P<15..0>	15 68
	PCIE_100D	PCIE	PEG R2D_C N<15..0>	15 68
PEG_D2R	PCIE_100D	PCIE	PEG D2R P<15..0>	15 68
	PCIE_100D	PCIE	PEG D2R N<15..0>	15 68
	PCIE_100D	PCIE	PEG D2R_C P<15..0>	68
	PCIE_100D	PCIE	PEG D2R_C N<15..0>	68
DMI_N2S	DMI_100D	DMI	DMI N2S P<3..0>	16 24
	DMI_100D	DMI	DMI N2S N<3..0>	16 24
DMI_S2N	DMI_100D	DMI	DMI S2N P<3..0>	16 24
	DMI_100D	DMI	DMI S2N N<3..0>	16 24
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A_CLK P	15 79
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A_CLK N	15 79
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A_DATA P<2..0>	15 79
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A_DATA N<2..0>	15 79
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A_DATA P<3>	
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A_DATA N<3>	
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B_CLK P	15 79
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B_CLK N	15 79
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B_DATA P<2..0>	15 79
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B_DATA N<2..0>	15 79
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B_DATA P<3>	
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B_DATA N<3>	
LVDS_IBG		LVDS	LVDS IBG	15 22
CRT_TVO_IREF		CRT	CRT TVO IREF	
CRT_RED	CRT_50S	CRT	CRT RED	
CRT_GREEN	CRT_50S	CRT	CRT GREEN	
CRT_BLUE	CRT_50S	CRT	CRT BLUE	
CRT_SYNC	CRT_55S	CRT_SYNC	CRT HSYNC R	
CRT_SYNC	CRT_55S	CRT_SYNC	CRT VSYNC R	
TV_A_DAC	CRT_50S	TVDAC	TV A DAC	
TV_B_DAC	CRT_50S	TVDAC	TV B DAC	
TV_C_DAC	CRT_50S	TVDAC	TV C DAC	

NB Constraints		
SYNC_MASTER=T9_NOME	SYNC_DATE=01/25/2007	
NOTICE OF PROPRIETARY PROPERTY		
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small> I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7261	REV. 10.0.0
	SCALE NONE	SHEET 84	OF 92

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Need to support MEM_*-style wildcards!

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<2..0>	16 31
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK N<2..0>	16 31
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	16 31 33
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_CS L<1..0>	16 31 33
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	16 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>	16 17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A BS<2..0>	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A RAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A CAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A WE L	17 31 33
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM_A DQ<7..0>	17 31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM_A DQ<15..8>	17 31
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM_A DQ<23..16>	17 31
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM_A DQ<31..24>	17 31
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM_A DQ<39..32>	17 31
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM_A DQ<47..40>	17 31
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM_A DQ<55..48>	17 31
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM_A DQ<63..56>	17 31
MEM_A_DM0	MEM_55S	MEM_DATA	MEM_A DM<0>	17 31
MEM_A_DM1	MEM_55S	MEM_DATA	MEM_A DM<1>	17 31
MEM_A_DM2	MEM_55S	MEM_DATA	MEM_A DM<2>	17 31
MEM_A_DM3	MEM_55S	MEM_DATA	MEM_A DM<3>	17 31
MEM_A_DM4	MEM_55S	MEM_DATA	MEM_A DM<4>	17 31
MEM_A_DM5	MEM_55S	MEM_DATA	MEM_A DM<5>	17 31
MEM_A_DM6	MEM_55S	MEM_DATA	MEM_A DM<6>	17 31
MEM_A_DM7	MEM_55S	MEM_DATA	MEM_A DM<7>	17 31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS P<0>	17 31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS N<0>	17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS P<1>	17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS N<1>	17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS P<2>	17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS N<2>	17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS P<3>	17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS N<3>	17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS P<4>	17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS N<4>	17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS P<5>	17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS N<5>	17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS P<6>	17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS N<6>	17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS P<7>	17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS N<7>	17 31
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<5..3>	16 32
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK N<5..3>	16 32
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	16 32 33
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_CS L<3..2>	16 32 33
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	16 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>	16 17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L	17 32 33
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7..0>	17 32
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..8>	17 32
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<23..16>	17 32
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..24>	17 32
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39..32>	17 32
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..40>	17 32
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..48>	17 32
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63..56>	17 32
MEM_B_DM0	MEM_55S	MEM_DATA	MEM B DM<0>	17 32
MEM_B_DM1	MEM_55S	MEM_DATA	MEM B DM<1>	17 32
MEM_B_DM2	MEM_55S	MEM_DATA	MEM B DM<2>	17 32
MEM_B_DM3	MEM_55S	MEM_DATA	MEM B DM<3>	17 32
MEM_B_DM4	MEM_55S	MEM_DATA	MEM B DM<4>	17 32
MEM_B_DM5	MEM_55S	MEM_DATA	MEM B DM<5>	17 32
MEM_B_DM6	MEM_55S	MEM_DATA	MEM B DM<6>	17 32
MEM_B_DM7	MEM_55S	MEM_DATA	MEM B DM<7>	17 32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	17 32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	17 32

Memory Constraints

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IDE_PDD	IDE_55S	IDE	IDE_PDD<15..0>	23 42
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	23 42
IDE_PDCA	IDE_55S	IDE	IDE_PDCA<1..0>	23 42
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L	23 42
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L	23 42
IDE_CNVL	IDE_55S	IDE	IDE_PDIOW L	23 42
IDE_PDIOR_L	IDE_55S	IDE	IDE_PDIOR L	23 42
IDE_CNVL	IDE_55S	IDE	IDE_PDDACK L	23 42
IDE_CNVL	IDE_55S	IDE	IDE_PDDREO	23 42
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY	23 42
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14	23 42
IDE_RST_L	IDE_55S	IDE	ODD_RST_5VTOL L	24 42
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D C P	23 80
SATA_100D	SATA	SATA	SATA_A_R2D C N	23 80
SATA_100D	SATA	SATA	SATA_A_R2D P	80
SATA_100D	SATA	SATA	SATA_A_R2D N	80
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R P	23 80
SATA_100D	SATA	SATA	SATA_A_D2R N	23 80
SATA_100D	SATA	SATA	SATA_A_D2R C P	80
SATA_100D	SATA	SATA	SATA_A_D2R C N	80
SATA_B_R2D	SATA_100D	SATA	TP_SATA_B_R2DP	23 42
SATA_100D	SATA	SATA	TP_SATA_B_R2DN	23 42
SATA_100D	SATA	SATA	SATA_B_R2D P	23 42
SATA_100D	SATA	SATA	SATA_B_R2D N	23 42
SATA_B_D2R	SATA_100D	SATA	TP_SATA_B_D2RP	23 42
SATA_100D	SATA	SATA	TP_SATA_B_D2RN	23 42
SATA_100D	SATA	SATA	SATA_B_D2R C P	23 42
SATA_100D	SATA	SATA	SATA_B_D2R C N	23 42
SATA_C_R2D	SATA_100D	SATA	TP_SATA_C_R2DP	23 42
SATA_100D	SATA	SATA	TP_SATA_C_R2DN	23 42
SATA_100D	SATA	SATA	SATA_C_R2D P	23 42
SATA_100D	SATA	SATA	SATA_C_R2D N	23 42
SATA_C_D2R	SATA_100D	SATA	TP_SATA_C_D2RP	23 42
SATA_100D	SATA	SATA	TP_SATA_C_D2RN	23 42
SATA_100D	SATA	SATA	SATA_C_D2R C P	23 42
SATA_100D	SATA	SATA	SATA_C_D2R C N	23 42
SATA_RBIAS	SATA_55S		SATA_RBIAS	23 42
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	23 34
HDA_55S	HDA	HDA	HDA_BIT_CLK R	23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	23 34
HDA_55S	HDA	HDA	HDA_SYNC R	23
HDA_RST_L	HDA_55S	HDA	HDA_RST L	23 34
HDA_55S	HDA	HDA	HDA_RST L R	23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	23 34
HDA_55S	HDA	HDA	HDA_SDIN CODEC	23
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	23 34
HDA_55S	HDA	HDA	HDA_SDOUT R	23
USB_EXT_A	USB_90D	USB	USB_EXT_A P	24 43
USB_90D	USB	USB	USB_EXT_A N	24 43
USB_90D	USB	USB	USB_EXT_A MUXED P	24 43
USB_90D	USB	USB	USB_EXT_A MUXED N	24 43
USB_MINI	USB_90D	USB	USB_MINI P	24 34
USB_90D	USB	USB	USB_MINI N	24 34
USB_EXT_D	USB_90D	USB	USB_WWAN P	24 44
USB_90D	USB	USB	USB_WWAN N	24 44
USB_CAMERA	USB_90D	USB	USB_CAMERA P	24 44
USB_90D	USB	USB	USB_CAMERA N	24 44
USB_BT	USB_90D	USB	USB_BT P	24 80
USB_90D	USB	USB	USB_BT N	24 80
USB_TPAD	USB_90D	USB	USB_TPAD P	24 80
USB_90D	USB	USB	USB_TPAD N	24 80
USB_IR	USB_90D	USB	USB_IR P	7 24 80
USB_90D	USB	USB	USB_IR N	7 24 80
USB_EXT_B	USB_90D	USB	USB_EXT_B P	24 34
USB_90D	USB	USB	USB_EXT_B N	24 34
USB_EXCARD	USB_90D	USB	USB_EXCARD P	24 34
USB_90D	USB	USB	USB_EXCARD N	24 34
USB_EXTC	USB_90D	USB	USB_EXTC P	24 34
USB_90D	USB	USB	USB_EXTC N	24 34
USB_RBIAS	USB_60S		USB_RBIAS	24
SMB_SB_SCL	SMB_55S	SMB	SMBUS_SB_SCL	25 29 31 32 34 48
SMB_SB_SDA	SMB_55S	SMB	SMBUS_SB_SDA	25 29 31 32 34 48
SMB_SB_ME_SCL	SMB_55S	SMB	SMBUS_SB_ME_SCL	25 48
SMB_SB_ME_SDA	SMB_55S	SMB	SMBUS_SB_ME_SDA	25 48
SPI_SCLK	SPI_55S	SPI	SPI_SCLK R	24 56
SPI_55S	SPI	SPI	SPI_SCLK	56
SPI_55S	SPI	SPI	SPI_A_SCLK R	56
SPI_55S	SPI	SPI	SPI_B_SCLK R	56
SPI_SI	SPI_55S	SPI	SPI_SI R	24 56
SPI_55S	SPI	SPI	SPI_SI	56
SPI_55S	SPI	SPI	SPI_A_SI R	56
SPI_55S	SPI	SPI	SPI_B_SI R	56
SPI_SO	SPI_55S	SPI	SPI_SO	24 56
SPI_55S	SPI	SPI	SPI_A_SO R	56
SPI_55S	SPI	SPI	SPI_B_SO R	56
SPI_55S	SPI	SPI	SPI_B_SO R	56
SPI_CE_L0	SPI_55S	SPI	SPI_CE R L<0>	24 56
SPI_55S	SPI	SPI	SPI_CE L<0>	56
SPI_55S	SPI	SPI	SPI_CE R L<1>	56
SPI_55S	SPI	SPI	SPI_CE L<1>	56

SB Constraints (1 of 2)

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	86	92	

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MILS	?

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI AD<18..0>	24 38
PCI_AD19	PCI_55S	PCI	PCI AD<19>	24 38
PCI_AD20	PCI_55S	PCI	PCI AD<20>	24 38
PCI_AD	PCI_55S	PCI	PCI AD<31..21>	24 38
PCI_AD	PCI_55S	PCI	PCI PAR	24 38
PCI_C_BE_L	PCI_55S	PCI	PCI C BE L<3..0>	24 38
PCI_CNTRL	PCI_55S	PCI	PCI IRDY_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI DEVSEL_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI PERR_L	24 38
PCI_LOCK_L	PCI_55S	PCI	PCI LOCK_L	24
PCI_CNTRL	PCI_55S	PCI	PCI SERR_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI STOP_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI TRDY_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI FRAME_L	24 38
PCI_FW_REQ_L	PCI_55S	PCI	PCI FW REQ_L	24 38
PCI_FW_GNT_L	PCI_55S	PCI	PCI FW GNT_L	7 24 38 47
PCI_REQ1_L	PCI_55S	PCI	PCI REQ1_L	24
PCI_GNT1_L	PCI_55S	PCI	PCI GNT1_L	24
PCI_REQ2_L	PCI_55S	PCI	PCI REQ2_L	24
PCI_GNT2_L	PCI_55S	PCI	PCI GNT2_L	24
INT_PIRQA_L	PCI_55S	PCI	INT PIRQA_L	24
INT_PIROB_L	PCI_55S	PCI	INT PIROB_L	24
INT_PIROC_L	PCI_55S	PCI	INT PIROC_L	24
INT_PIROD_L	PCI_55S	PCI	INT PIROD_L	24 38
INT_PIROE_L	PCI_55S	PCI	INT PIROE_L	24
INT_PIROF_L	PCI_55S	PCI	INT PIROF_L	24
PCIE_A_R2D	PCIE_100D	PCIE	PCIE A R2D C P	
PCIE_A_R2D	PCIE_100D	PCIE	PCIE A R2D C N	
PCIE_A_D2R	PCIE_100D	PCIE	PCIE A D2R P	
PCIE_A_D2R	PCIE_100D	PCIE	PCIE A D2R N	
PCIE_B_R2D	PCIE_100D	PCIE	PCIE B R2D C P	
PCIE_B_R2D	PCIE_100D	PCIE	PCIE B R2D C N	
PCIE_B_D2R	PCIE_100D	PCIE	PCIE B D2R P	
PCIE_B_D2R	PCIE_100D	PCIE	PCIE B D2R N	
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE EXCARD R2D C P	24 34
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE EXCARD R2D C N	24 34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE EXCARD D2R P	24 34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE EXCARD D2R N	24 34
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE FW R2D C P	
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE FW R2D C N	
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE FW D2R P	
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE FW D2R N	
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE MINI R2D C P	24 34
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE MINI R2D C N	24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE MINI D2R P	24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE MINI D2R N	24 34
GLAN_COMP			GLAN COMP	23
CLINK_NB	CLINK_55S	CLINK	CLINK NB CLK	16 25
CLINK_NB	CLINK_55S	CLINK	CLINK NB DATA	16 25
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK NB RESET_L	16 25
CLINK_WLAN	CLINK_55S	CLINK	TP CLINK WLAN CLK	25 34
CLINK_WLAN	CLINK_55S	CLINK	TP CLINK WLAN DATA	25 34
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	TP CLINK WLAN RESET_L	25 34
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB CLINK VREF	16
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB CLINK VREF0	25
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB CLINK VREF1	25
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D C P	24 35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D C N	24 35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D P	35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D N	35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R P	24 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R N	24 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R C P	35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R C N	35
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<0>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<0>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<1>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<1>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<2>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<2>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<3>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<3>	35 37

SB Constraints (2 of 2)
 SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	87	92	

Clock Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK_FSB_100D, CLK_PCIE_100D, CLK_MED_55S, CLK_SLOW_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_FSB, CLK_PCIE, CLK_MED, CLK_SLOW.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various clock nets like FSB_CLK_CPU_P, FSB_CLK_CPU_N, FSB_CLK_NB_P, etc., with their respective constraint sets and types.

SMC SMBus Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists SMBus nets like SMBUS_SMC_A_S3_SCL, SMBUS_SMC_A_S3_SDA, etc., with their constraint sets.

Clock & SMC Constraints

SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW	*	=2:1_SPACING	?
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
EW_D_CTL	EW_55S	FW	FW LINK<7..0>
EW_D_CTL	EW_55S	FW	FW CTL<1..0>
EW_LCLK	CLK_MED_55S	CLK_MED	CLKFW LINK LCLK
EW_LCLK	CLK_MED_55S	CLK_MED	CLKFW PHY LCLK 38 39
EW_PCLK	CLK_MED_55S	CLK_MED	CLKFW LINK PCLK 38 39
EW_PCLK	CLK_MED_55S	CLK_MED	CLKFW PHY PCLK 38 39
EW_LKON	EW_55S	FW	FW LKON
EW_LKON	EW_55S	FW	FW LKON R
EW_LPS	EW_55S	FW	FW LPS 38 39
EW_LREQ	EW_55S	FW	FW LREQ 38 39
EW_PINT	EW_55S	FW	FW PINT 38 39
EWPHY_CLK98P304M_XI	CLK_MED_55S	CLK_MED	CLK98P304M FW XI R
EWPHY_CLK98P304M_XI	CLK_MED_55S	CLK_MED	CLK98P304M FW XI
EW_0_TPA	EW_110D	EW_TP	FW PORT0 TPA P 39 41
EW_0_TPA	EW_110D	EW_TP	FW PORT0 TPA N 39 41
EW_0_TPB	EW_110D	EW_TP	FW PORT0 TPB P 39 41
EW_0_TPB	EW_110D	EW_TP	FW PORT0 TPB N 39 41
EW_1_TPA	EW_110D	EW_TP	FW PORT1 TPA P 39 41
EW_1_TPA	EW_110D	EW_TP	FW PORT1 TPA N 39 41
EW_1_TPB	EW_110D	EW_TP	FW PORT1 TPB P 39 41
EW_1_TPB	EW_110D	EW_TP	FW PORT1 TPB N 39 41
Port 2 Not Used			


FireWire Constraints

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	89	92	

GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40R50SE	*	=50_OHM_SE	=40_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR3_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
GDDR3_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	=2.5:1_SPACING	?
GDDR3_CMD	*	=2.5:1_SPACING	?
GDDR3_DATA	*	=2.5:1_SPACING	?
GDDR3_DQS	*	=2.5:1_SPACING	?

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TMDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
VGA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TMDS	*	20 MIL	?
VGA	*	20 MIL	?
VGA_SYNC	*	20 MIL	?

GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
FB_A_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<0>	70 71
FB_A_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK N<0>	70 71
FB_B_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<1>	70 71
FB_B_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK N<1>	70 71
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A MA<1..0>	70 71
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A MA<11..6>	70 71
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A BA<2..0>	70 71
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A RAS L	70 71
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A CAS L	70 71
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A WE L	70 71
FB_AB_CMD_PD	GDDR3_40R50SE	GDDR3_CMD	FB A CKE	70 71
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A CS0 L	70 71
FB_AB_CMD_PD	GDDR3_40R50SE	GDDR3_CMD	FB A DRAM RST	70 71
FB_A_CMD	GDDR3_50SE	GDDR3_CMD	FB A LMA<5..2>	70 71
FB_B_CMD	GDDR3_50SE	GDDR3_CMD	FB A UMA<5..2>	70 71
FB_A_WDQS0	GDDR3_50SE	GDDR3_DQS	FB A WDQS<0>	70 71
FB_A_WDQS1	GDDR3_50SE	GDDR3_DQS	FB A WDQS<1>	70 71
FB_A_WDQS2	GDDR3_50SE	GDDR3_DQS	FB A WDQS<2>	70 71
FB_A_WDQS3	GDDR3_50SE	GDDR3_DQS	FB A WDQS<3>	70 71
FB_A_RDQS0	GDDR3_50SE	GDDR3_DQS	FB A RDQS<0>	70 71
FB_A_RDQS1	GDDR3_50SE	GDDR3_DQS	FB A RDQS<1>	70 71
FB_A_RDQS2	GDDR3_50SE	GDDR3_DQS	FB A RDQS<2>	70 71
FB_A_RDQS3	GDDR3_50SE	GDDR3_DQS	FB A RDQS<3>	70 71
FB_A_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB A DQ<7..0>	70 71
FB_A_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB A DQ<15..8>	70 71
FB_A_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB A DQ<23..16>	70 71
FB_A_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB A DQ<31..24>	70 71
FB_A_DQM0	GDDR3_50SE	GDDR3_DATA	FB A DQM L<0>	70 71
FB_A_DQM1	GDDR3_50SE	GDDR3_DATA	FB A DQM L<1>	70 71
FB_A_DQM2	GDDR3_50SE	GDDR3_DATA	FB A DQM L<2>	70 71
FB_A_DQM3	GDDR3_50SE	GDDR3_DATA	FB A DQM L<3>	70 71
FB_B_WDQS0	GDDR3_50SE	GDDR3_DQS	FB A WDQS<4>	70 71
FB_B_WDQS1	GDDR3_50SE	GDDR3_DQS	FB A WDQS<5>	70 71
FB_B_WDQS2	GDDR3_50SE	GDDR3_DQS	FB A WDQS<6>	70 71
FB_B_WDQS3	GDDR3_50SE	GDDR3_DQS	FB A WDQS<7>	70 71
FB_B_RDQS0	GDDR3_50SE	GDDR3_DQS	FB A RDQS<4>	70 71
FB_B_RDQS1	GDDR3_50SE	GDDR3_DQS	FB A RDQS<5>	70 71
FB_B_RDQS2	GDDR3_50SE	GDDR3_DQS	FB A RDQS<6>	70 71
FB_B_RDQS3	GDDR3_50SE	GDDR3_DQS	FB A RDQS<7>	70 71
FB_B_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB A DQ<39..32>	70 71
FB_B_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB A DQ<47..40>	70 71
FB_B_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB A DQ<55..48>	70 71
FB_B_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB A DQ<63..56>	70 71
FB_B_DQM0	GDDR3_50SE	GDDR3_DATA	FB A DQM L<4>	70 71
FB_B_DQM1	GDDR3_50SE	GDDR3_DATA	FB A DQM L<5>	70 71
FB_B_DQM2	GDDR3_50SE	GDDR3_DATA	FB A DQM L<6>	70 71
FB_B_DQM3	GDDR3_50SE	GDDR3_DATA	FB A DQM L<7>	70 71

GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
FB_C_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<0>	70 72
FB_C_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK N<0>	70 72
FB_D_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<1>	70 72
FB_D_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK N<1>	70 72
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B MA<1..0>	70 72
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B MA<11..6>	70 72
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B BA<2..0>	70 72
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B RAS L	70 72
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B CAS L	70 72
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B WE L	70 72
FB_CD_CMD_PD	GDDR3_40R50SE	GDDR3_CMD	FB B CKE	70 72
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B CS0 L	70 72
FB_CD_CMD_PD	GDDR3_40R50SE	GDDR3_CMD	FB B DRAM RST	70 72
FB_C_CMD	GDDR3_50SE	GDDR3_CMD	FB B LMA<5..2>	70 72
FB_D_CMD	GDDR3_50SE	GDDR3_CMD	FB B UMA<5..2>	70 72
FB_C_WDQS0	GDDR3_50SE	GDDR3_DQS	FB B WDQS<0>	70 72
FB_C_WDQS1	GDDR3_50SE	GDDR3_DQS	FB B WDQS<1>	70 72
FB_C_WDQS2	GDDR3_50SE	GDDR3_DQS	FB B WDQS<2>	70 72
FB_C_WDQS3	GDDR3_50SE	GDDR3_DQS	FB B WDQS<3>	70 72
FB_C_RDQS0	GDDR3_50SE	GDDR3_DQS	FB B RDQS<0>	70 72
FB_C_RDQS1	GDDR3_50SE	GDDR3_DQS	FB B RDQS<1>	70 72
FB_C_RDQS2	GDDR3_50SE	GDDR3_DQS	FB B RDQS<2>	70 72
FB_C_RDQS3	GDDR3_50SE	GDDR3_DQS	FB B RDQS<3>	70 72
FB_C_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB B DQ<7..0>	70 72
FB_C_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB B DQ<15..8>	70 72
FB_C_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB B DQ<23..16>	70 72
FB_C_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB B DQ<31..24>	70 72
FB_C_DQM0	GDDR3_50SE	GDDR3_DATA	FB B DQM L<0>	70 72
FB_C_DQM1	GDDR3_50SE	GDDR3_DATA	FB B DQM L<1>	70 72
FB_C_DQM2	GDDR3_50SE	GDDR3_DATA	FB B DQM L<2>	70 72
FB_C_DQM3	GDDR3_50SE	GDDR3_DATA	FB B DQM L<3>	70 72
FB_D_WDQS0	GDDR3_50SE	GDDR3_DQS	FB B WDQS<4>	70 72
FB_D_WDQS1	GDDR3_50SE	GDDR3_DQS	FB B WDQS<5>	70 72
FB_D_WDQS2	GDDR3_50SE	GDDR3_DQS	FB B WDQS<6>	70 72
FB_D_WDQS3	GDDR3_50SE	GDDR3_DQS	FB B WDQS<7>	70 72
FB_D_RDQS0	GDDR3_50SE	GDDR3_DQS	FB B RDQS<4>	70 72
FB_D_RDQS1	GDDR3_50SE	GDDR3_DQS	FB B RDQS<5>	70 72
FB_D_RDQS2	GDDR3_50SE	GDDR3_DQS	FB B RDQS<6>	70 72
FB_D_RDQS3	GDDR3_50SE	GDDR3_DQS	FB B RDQS<7>	70 72
FB_D_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB B DQ<39..32>	70 72
FB_D_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB B DQ<47..40>	70 72
FB_D_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB B DQ<55..48>	70 72
FB_D_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB B DQ<63..56>	70 72
FB_D_DQM0	GDDR3_50SE	GDDR3_DATA	FB B DQM L<4>	70 72
FB_D_DQM1	GDDR3_50SE	GDDR3_DATA	FB B DQM L<5>	70 72
FB_D_DQM2	GDDR3_50SE	GDDR3_DATA	FB B DQM L<6>	70 72
FB_D_DQM3	GDDR3_50SE	GDDR3_DATA	FB B DQM L<7>	70 72

G84M Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
(CK505_DOT96)	CLK_SLOW_55S	CLK_SLOW	GPU CLK27M	30
	CLK_SLOW_55S	CLK_SLOW	GPU CLK27M_GATED	30 73 74
CK505_CLK27MSS	CLK_SLOW_55S	CLK_SLOW	GPU CLK27M_SS	30
	CLK_SLOW_55S	CLK_SLOW	GPU CLK27M_SS_GATED	30 73 74
	LVDS_100D	LVDS	LVDS L CLK P	75 79
	LVDS_100D	LVDS	LVDS L CLK N	75 79
	LVDS_100D	LVDS	LVDS L DATA P<3..0>	75 79
	LVDS_100D	LVDS	LVDS L DATA N<3..0>	75 79
	LVDS_100D	LVDS	LVDS U CLK P	75 79
	LVDS_100D	LVDS	LVDS U CLK N	75 79
	LVDS_100D	LVDS	LVDS U DATA P<3..0>	75 79
	LVDS_100D	LVDS	LVDS U DATA N<3..0>	75 79
TMDS_CLK	TMDS_100D	TMDS	TMDS CLK P	75 78
TMDS_CLK	TMDS_100D	TMDS	TMDS CLK N	75 78
TMDS_DATA	TMDS_100D	TMDS	TMDS DATA P<5..0>	75 78
TMDS_DATA	TMDS_100D	TMDS	TMDS DATA N<5..0>	75 78
VGA_B_TV_C	VGA_50S	VGA	GPU TV_C VGA_R	74 78
VGA_G_TV_Y	VGA_50S	VGA	GPU TV_Y VGA_G	74 78
VGA_B_TV_COMP	VGA_50S	VGA	GPU TV_COMP VGA_B	74 78
	VGA_50S	VGA	GPU VGA_R	74 75
	VGA_50S	VGA	GPU VGA_G	74 75
	VGA_50S	VGA	GPU VGA_B	74 75
	VGA_50S	VGA	GPU TV_C	74 75
	VGA_50S	VGA	GPU TV_Y	74 75
	VGA_50S	VGA	GPU TV_COMP	74 75
VGA_SYNC	VGA_55S	VGA_SYNC	GPU VGA_HSYNC	75 78
VGA_SYNC	VGA_55S	VGA_SYNC	GPU VGA_VSYNC	75 78

GPU (G84M) Constraints

SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	90	92	

M76 Specific Net Properties

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V8_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PP1V8_MEM	*	PWR_P2MM
MEM_CMD	PP1V8_MEM	*	PWR_P2MM
MEM_CTRL	PP1V8_MEM	*	PWR_P2MM
MEM_DATA	PP1V8_MEM	*	PWR_P2MM
MEM_DQS	PP1V8_MEM	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK_VREF	GND	*	GND_P2MM
CLK_MED	GND	*	GND_P2MM
CLK_PCIE	GND	*	GND_P2MM
DMI	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
DMI	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_70D	BOTTOM			0.127 MM	6.35 MM		

Allow 0.1 mm necks for >0.1 mm lines between thru-hole SO-DIMM pins.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S_OVERRIDE	*	OVERRIDE	OVERRIDE	0.100 MM_OVERRIDE	2.54 MM_OVERRIDE	OVERRIDE	OVERRIDE
MEM_70D	ISL10			0.100 MM	2.54 MM		
MEM_85D	ISL4, ISL10			0.100 MM	2.54 MM		

Graphics Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_100D	*	100_DIFF_BGA
LVDS_100D	*	100_DIFF_BGA
TMD5_100D	*	100_DIFF_BGA

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET TYPE
(PCIE_EXCARD)	PCIE_100D	PCIE	PCIE EXCARD R2D P
(PCIE_EXCARD)	PCIE_100D	PCIE	PCIE EXCARD R2D N
(PCIE_MINI)	PCIE_100D	PCIE	PCIE MINI R2D P
(PCIE_MINI)	PCIE_100D	PCIE	PCIE MINI R2D N
	ENET_100D	ENET_MDI	ENET MDI R P<3..0>
	ENET_100D	ENET_MDI	ENET MDI R N<3..0>
	ENET_100D	ENETCONN	ENETCONN P<3..0>
	ENET_100D	ENETCONN	ENETCONN N<3..0>
	FW_110D	FW_TP	FW PORT0 TPA FL P
	FW_110D	FW_TP	FW PORT0 TPA FL N
	FW_110D	FW_TP	FW PORT0 TPB FL P
	FW_110D	FW_TP	FW PORT0 TPB FL N
(SATA_A_R2D)	SATA_100D	SATA	SATA A R2D UF P
(SATA_A_R2D)	SATA_100D	SATA	SATA A R2D UF N
(SATA_A_D2R)	SATA_100D	SATA	SATA A D2R UF P
(SATA_A_D2R)	SATA_100D	SATA	SATA A D2R UF N
(USB_EXT_A)	USB_90D	USB	USB2 EXTA MUXED P
(USB_EXT_A)	USB_90D	USB	USB2 EXTA MUXED N
(USB_EXT_A)	USB_90D	USB	USB2 RT P
(USB_EXT_A)	USB_90D	USB	USB2 RT N
(USB_EXTD)	USB_90D	USB	USB WWAN F P
(USB_EXTD)	USB_90D	USB	USB WWAN F N
(USB_CAMERA)	USB_90D	USB	USB_CAMERA F P
(USB_CAMERA)	USB_90D	USB	USB_CAMERA F N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GF_XIMVP6_VSEN_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	NBCOREISNS_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8ISNS_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V25ISNS_P
THERM_DIFFPAIR	THERM_1T01_55S	THERM	CPU_THERMSNS_D2_P
THERM_DIFFPAIR	THERM_1T01_55S	THERM	CPU_THERMD_P
THERM_DIFFPAIR	THERM_1T01_55S	THERM	GPU_THERMSNS_D_P
THERM_DIFFPAIR	THERM_1T01_55S	THERM	GPU_TDIODE_P
THERM_DIFFPAIR	THERM_1T01_55S	THERM	HSTHERMSNS_D_P
THERM_DIFFPAIR	THERM_1T01_55S	THERM	REMTHERMSNS_DX_P
THERM_DIFFPAIR	THERM_1T01_55S	THERM	RSF_THERMSNS_D_P
	LVDS_100D	LVDS	LVDS L_CLK_CONN_F_P
	LVDS_100D	LVDS	LVDS L_CLK_CONN_F_N
	LVDS_100D	LVDS	LVDS L_CLK_CONN_P
	LVDS_100D	LVDS	LVDS L_CLK_CONN_N
	LVDS_100D	LVDS	LVDS L_DATA_CONN_P<3..0>
	LVDS_100D	LVDS	LVDS L_DATA_CONN_N<3..0>
	LVDS_100D	LVDS	LVDS U_CLK_CONN_P
	LVDS_100D	LVDS	LVDS U_CLK_CONN_N
	LVDS_100D	LVDS	LVDS U_DATA_CONN_P<3..0>
	LVDS_100D	LVDS	LVDS U_DATA_CONN_N<3..0>
	TMD5_100D	TMD5	TMD5 CLK_R_P
	TMD5_100D	TMD5	TMD5 CLK_R_N
	TMD5_100D	TMD5	TMD5 CLK_F_P
	TMD5_100D	TMD5	TMD5 CLK_F_N
	TMD5_100D	TMD5	TMD5 DATA_F_P<5..0>
	TMD5_100D	TMD5	TMD5 DATA_F_N<5..0>
(VGA_R_TV_Y)	VGA_50S	VGA	VGA_R
(VGA_G_TV_C)	VGA_50S	VGA	VGA_G
(VGA_B_TV_COMP)	VGA_50S	VGA	VGA_B
(VGA_SYNC)	VGA_55S	VGA_SYNC	VGA_HSYNC_R
(VGA_SYNC)	VGA_55S	VGA_SYNC	VGA_VSYNC_R
(VGA_SYNC)	VGA_55S	VGA_SYNC	VGA_HSYNC_N
(VGA_SYNC)	VGA_55S	VGA_SYNC	VGA_VSYNC_N
	PP1V8_MEM		PP1V8_S3
	PP1V8_MEM		PP1V8_S3
	GND		GND
	SB_POWER		PP3V3_S5
	SB_POWER		PP3V3_S0
	SB_POWER		PP1V5_S0

ENET_POWER
FW_POWER


M76 Specific Constraints

SYNC_MASTER=M76_MLB SYNC_DATE=02/02/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-7261	10.0.0
NONE	SHT	91	OF 92



M75/M76 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM			
55_OHM_SE	ISL2, ISL11	Y	0.250 MM	0.076 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM			
45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
40_OHM_SE	*	Y	0.131 MM	0.131 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM			
27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.149 MM	0.149 MM		0.125 MM	0.125 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.149 MM	0.149 MM		0.125 MM	0.125 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.115 MM	0.115 MM		0.125 MM	0.125 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.115 MM	0.115 MM		0.125 MM	0.125 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.101 MM	0.101 MM		0.125 MM	0.125 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.101 MM	0.101 MM		0.125 MM	0.125 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y		0.075 MM			0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y		0.075 MM			0.125 MM
100_DIFF_BGA	ISL2, ISL11	Y		0.085 MM			0.140 MM
100_DIFF_BGA	TOP, BOTTOM	Y		0.085 MM			0.140 MM

NOTE: 100_DIFF_BGA is for select 100-ohm differential pairs with routing difficulties through BGAs. Default width/spacing is 100-ohm differential, but pairs can neck to 95-ohms without DRC.

M75/M76 Rule Definitions
 SYNC_MASTER=M76_MLB SYNC_DATE=02/02/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7261	10.0.0
SCALE	SHT	OF	
NONE	92	92	

D

D

C

C

B

B

A

A